Design Verification Engineer

2 days ago

San Jose, California, United States Etched Full time

About Etched

Etched is building the world's first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep & parallel chain-of-thought reasoning agents. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.

Job Summary

We are seeking a Design Verification Engineer to join our Internal IP DV team. You will ensure the custom IPs powering Sohu — including systolic arrays, DMA engines, and NoCs — are robust, high-performance, and silicon-ready. This role demands creativity, deep technical ability, and the drive to tackle complex verification challenges. You will collaborate with architects, RTL designers, and SW/FW/emulation teams to validate correctness and performance across the full hardware-software stack.

Key responsibilities

  • Develop and maintain UVM/SystemVerilog testbenches for high-performance IPs (compute arrays, DMAs, NoCs, memory subsystems).

  • Define and execute verification plans covering functional correctness, corner cases, concurrency, and performance bottlenecks.

  • Debug complex datapath and protocol issues in RTL and testbench environments.

  • Work closely with architects and designers to validate functionality and design intent.

  • Partner with SW, FW, and emulation teams to ensure end-to-end bring-up and debug coverage.

  • Contribute to reusable DV infrastructure, coverage models, and methodology improvements.

You may be a good fit if you have (Must-have qualifications)

  • Proficiency with UVM and SystemVerilog.

  • Strong debugging and problem-solving skills for complex digital designs.

  • Solid knowledge of computer architecture and digital design fundamentals.

  • Hands-on experience verifying datapaths, memory systems, interconnects, or high-throughput fabrics.

Strong candidates may also have experience with (Nice-to-have qualifications)

  • Familiarity with SystemVerilog Assertions (SVA) and formal verification techniques.

  • Experience verifying systolic arrays, DMA engines, or NoC/AXI protocols.

  • Scripting skills (Python/Perl/TCL or similar) for automation, debug and regression flows.

Benefits

  • Full medical, dental, and vision packages, with generous premium coverage

  • Housing subsidy of $2,000/month for those living within walking distance of the office

  • Daily lunch and dinner in our office

  • Relocation support for those moving to San Jose (Santana Row)

How we're different

Etched believes in the Bitter Lesson. We think most of the progress in the AI field has come from using more FLOPs to train and run models, and the best way to get more FLOPs is to build model-specific hardware. Larger and larger training runs encourage companies to consolidate around fewer model architectures, which creates a market for single-model ASICs.

We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both as needed.

  • Design Verification Engineer

    2 weeks ago

    San Jose, California, United States Millennium Software and Staffing Inc Full time $120,000 - $180,000 per year

    Looking for Design Verification Engineer with following skills -UVM and System VerilogSOC verificationPython or ShellEDA

  • Design Verification Engineer

    2 weeks ago

    San Jose, California, United States Etched Full time $120,000 - $180,000 per year

    About EtchedEtched is building the world's first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep & parallel chain-of-thought...

  • Design Verification Engineer

    4 days ago

    San Jose, California, United States Broadcom Full time

    Please Note:If you are a first time user, please create your candidate login account before you apply for a job.If you already have a Candidate Account, please Sign-In before you apply.Job Description:The ASIC Product Division in Broadcom, a leading supplier of state-of-the-art SoC and embedded IP, is looking for qualified individuals to work in SoC and IP...

  • Design Verification Engineer

    2 days ago

    San Jose, California, United States Quest Global Full time $160,000 - $180,000

    Job Requirements Job DescriptionWho We Are:Quest Global delivers world-class end-to-end engineering solutions by leveraging our deep industry knowledge and digital expertise. By bringing together technologies and industries, alongside the contributions of diverse individuals and their areas of expertise, we are able to solve problems better, faster. This...

  • Lead Design Verification Engineer

    1 week ago

    San Jose, California, United States SQL Pager Full time

    Job DescriptionFull time, direct hire role at client (semiconductor company)Lead verification efforts on PCIe IPs and SoC productsArchitect and build system and unit-level UVM verification environmentWork with architects to define verification strategy and execution plansReview metrics and deliver task with high qualityAnalyze Functional, Code, and Test Plan...

  • Senior Design Verification Engineer

    3 days ago

    San Jose, California, United States Altera Full time

    Job DetailsJob Description:Altera is responsible for High-Speed Protocol IP development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging.As Lead DV Engineer focusing on IP Verification & Validation, you will be responsible for carrying out design...

  • Senior Design Verification Engineer

    2 weeks ago

    San Jose, California, United States Altera Full time $142,600 - $206,500

    Job Details:Job Description:Altera is responsible for High-Speed Protocol IP development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging.As Lead DV Engineer focusing on IP Verification & Validation, you will be responsible for carrying out design...

  • Silicon Design Verification Engineer

    2 days ago

    San Jose, California, United States Advanced Micro Devices, Inc Full time

    WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create...

  • Design Verification Engineer

    6 days ago

    San Francisco, California, United States Chiparama Full time

    Job Title:Design Verification Engineer (High Priority Requirement)Location:San Francisco Bay AreaEmployment Type:ContractAbout the RoleWe are looking for a motivated Design Verification Engineer to join our team on a high-priority requirement. The role involves developing test plans, creating verification environments, and ensuring functional correctness of...

  • Design Verification Engineer

    2 days ago

    San Francisco, California, United States Amadeus Search Full time

     Title: Design Verification Engineer – Internal IPLocation: Bay Area (hybrid) or TorontoAbout the Company:A fast-growing AI startup designing next-generation compute hardware. The company specializes in building high-performance IP blocks and accelerators, aiming to enable leading‐edge AI workloads with custom silicon and software stacks.Role...