Design Verification Engineer
2 days ago
Title: Design Verification Engineer – Internal IP
Location: Bay Area (hybrid) or Toronto
About the Company:
A fast-growing AI startup designing next-generation compute hardware. The company specializes in building high-performance IP blocks and accelerators, aiming to enable leading‐edge AI workloads with custom silicon and software stacks.
Role Overview:
You will lead verification efforts on internal IP blocks that power the company's compute architecture. Working closely with design engineers and systems teams, you'll define verification strategies, develop testbenches, write directed and random stimulus, debug failures, and sign off quality IP for integration into larger systems.
Key Responsibilities:
Review IP specifications and architecture to understand functional, performance, and integration requirements.
Develop verification plans, create functional coverage models, define corner cases and failure modes.
Build testbenches using SystemVerilog (or similar HDL), UVM or equivalent methodology, and integrate into simulation/acceleration/emulation flows.
Automate regressions, monitor coverage metrics, identify gaps, and work with design teams to close them.
Debug and triage simulation/emulation failures, analyze waveforms/traces, provide meaningful feedback to design and physical teams.
Collaborate with RTL designers, synthesis and physical teams, CAD and systems/firmware teams to ensure smooth handoff and tape-out readiness.
Mentor or collaborate with other engineers to drive verification best practices and process improvements.
Qualifications:
Strong experience (typically 5 + years) in design verification of digital IP in a hardware environment.
Proficiency in SystemVerilog (or equivalent HDL), and verification methodologies (UVM/UVM-like frameworks).
Deep understanding of digital logic, microarchitecture (e.g., pipelines, memory subsystems, AXI/AMBA interconnects), timing, and clocking domains.
Experience with functional coverage, constrained-random verification, assertions, and testbench development.
Familiar with simulation tools, emulation/prototyping flows, and regression automation.
Excellent debug skills, ability to drive issues to resolution across cross-functional teams.
Bachelor's or Master's in Electrical Engineering/Computer Engineering or equivalent; advanced degree preferred.
Strong communication and collaboration skills; ability to lead in a fast-paced startup environment.
Nice to Have:
Experience in AI/hardware accelerator domain (e.g., tensor cores, matrix engines, AI pipelines).
Familiarity with low-power design, clock gating, power domains, and verification of power/clock islands.
Experience working with mixed‐signal or analog/mixed-signal IP verification, or prototyping on FPGA/emulation platforms.
Background in physical verification, synthesis flow, timing closure or floorplanning.
What's in It for You:
Opportunity to design and verify cutting-edge compute IP for AI workloads.
Early‐stage startup with high autonomy, ownership and the ability to shape architecture and process.
Competitive compensation, equity participation and benefits aligned with high-growth startup norms.
Collaborative, high-velocity culture driven by innovation and ambitious goals.
-
Design Verification Engineer
6 days ago
San Francisco, California, United States Chiparama Full timeJob Title:Design Verification Engineer (High Priority Requirement)Location:San Francisco Bay AreaEmployment Type:ContractAbout the RoleWe are looking for a motivated Design Verification Engineer to join our team on a high-priority requirement. The role involves developing test plans, creating verification environments, and ensuring functional correctness of...
-
Design Verification Engineer
2 days ago
San Francisco, California, United States Imparé Full timeImpare is on the hunt for ahigh-caliber Design Verification Engineerwho's ready to work on cutting-edge semiconductor projects with a global impact.We're specifically looking for:Expertise in DV (Design Verification)— UVM, SystemVerilog, and modern verification methodologies.Location Flexibility— Based inPakistan with a valid US visa, or acurrent...
-
Design Verification Engineer
2 hours ago
San Francisco, California, United States OpenAI Full timeAbout the Team:OpenAI's Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads. The team is responsible for building the next generation of AI-native silicon while working closely with software and research partners to co-design hardware tightly integrated with AI models. In addition to...
-
Design Verification Engineer
2 weeks ago
San Diego, California, United States Apple Full timeAt Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming...
-
Wireless Design Verification Engineer
2 days ago
San Diego, California, United States Apple Full timeWould you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically...
-
Wireless Design Verification Engineer
2 days ago
San Diego, California, United States Apple Full timeWould you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically...
-
Design Verification Engineer
2 weeks ago
San Jose, California, United States Millennium Software and Staffing Inc Full time $120,000 - $180,000 per yearLooking for Design Verification Engineer with following skills -UVM and System VerilogSOC verificationPython or ShellEDA
-
Design Verification Engineer
2 weeks ago
San Jose, California, United States Etched Full time $120,000 - $180,000 per yearAbout EtchedEtched is building the world's first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep & parallel chain-of-thought...
-
Design Verification Engineer
4 days ago
San Jose, California, United States Broadcom Full timePlease Note:If you are a first time user, please create your candidate login account before you apply for a job.If you already have a Candidate Account, please Sign-In before you apply.Job Description:The ASIC Product Division in Broadcom, a leading supplier of state-of-the-art SoC and embedded IP, is looking for qualified individuals to work in SoC and IP...
-
PHY Design Verification Engineer
6 days ago
San Diego, California, United States Apple Full timeWould you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically...
