Senior Design Verification Engineer

3 days ago

San Jose, California, United States Altera Full time $142,600 - $206,500
Job Details:Job Description:

Altera is responsible for High-Speed Protocol IP development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging.

As Lead DV Engineer focusing on IP Verification & Validation, you will be responsible for carrying out design validation for Altera next generation IP's across the Altera FPGA IP product portfolios. The charter of IP verification & validation team is to verify and validate the IP for robust functionality from functional simulation. The verification and validation areas encompass IP's for high-speed transceiver protocols (Preferred – Ethernet/Security).

  • Create comprehensive verification and validation plan based on IP/FPGA architecture specifications and carry out all the IP validation tasks. The plan encompasses functional, system level and hardware verification and validation perspectives.

  • Developing IP/subsystem/system level testbench, create tests, and necessary coverage goals based on specification to verify the implementation. Writing directed and random test cases, debugging failures, filing and closing bugs.

  •  Review verification and validation results against the coverage goals. Writing, analyzing and achieving coverage metrics.

  • Work with cross-functional teams and prepare/support IP functional validation tests for IP bring-up on actual FPGA development kits.

  • Creating and establishing IP subsystem/solution validation coverage strategy and standardized framework, drive system test design implementation and overall IP system validation on HW, maximizing FPGA hardware capability to bring substantial improvement to IP quality & usability for Altera FPGA IP product portfolios.

  • Developing verification and validation tools and flows, as needed.

  • Apply advanced techniques to achieve verification and validation with the highest quality, productivity, and time-to-market.

Salary Range

The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.

$142.6k - $206.5k USD

#LI-CG1

Qualifications:

Minimum Qualifications:

  • BS/MS in Electrical Engineering, Computer Engineering or a closely related field of study and 9+ years of industry experience.

  • 9+ years of experience developing verification collateral in Verilog, System Verilog and UVM

  • 7+ years with Ethernet/Security (Crypto, MACSEC) protocol verification is required

  • 7+ years in UVM Fluency is a must

  • 7+ years of complex coverage driven random constraint UVM environments

  • 7+ years of experience with High level Specification into test plan and developing tests cases

  • 7+ years of experience of debugging skills to narrow down and isolate issue between RTL design and testbench or test case is required

  • Good communication skills

Job Type: RegularShift:Shift 1 (United States of America)Primary Location:San Jose, California, United StatesAdditional Locations:Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

  • Design Verification Engineer

    6 days ago

    San Jose, California, United States Credo Full time $100,000 - $150,000 per year

    Company DescriptionCredo's mission is to advance high-speed connectivity solutions that deliver optimized performance, reliability, energy efficiency, and security for the next generation of AI-driven applications, cloud computing, and hyperscale networks.Role DescriptionThis is a full-time on-site role for a Design Verification Engineer located in San Jose,...

  • Design Verification Engineer

    1 day ago

    San Jose, California, United States Millennium Software and Staffing Inc Full time $120,000 - $180,000 per year

    Looking for Design Verification Engineer with following skills -UVM and System VerilogSOC verificationPython or ShellEDA

  • Design Verification Engineer

    1 day ago

    San Jose, California, United States Etched Full time $120,000 - $180,000 per year

    About EtchedEtched is building the world's first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep & parallel chain-of-thought...

  • Senior Modeling and Verification Engineer

    6 days ago

    San Jose, California, United States PER International Full time $120,000 - $180,000 per year

    Company OverviewOur client is a design company specializing in advanced semiconductor and video processing solutions. They focus on developing high-performance SoCs and IPs that enable next-generation multimedia and communication applications. With deep expertise in video codec technologies, embedded systems, and hardware design, our client delivers...

  • IP Design Verification Engineer

    5 days ago

    San Jose, California, United States eTeam Full time $120,000 - $240,000 per year

    **Role - IP Design Verification EngineerLocation - San Jose, CA / Remote (Need to work in PST zone only)Duration - 12 MonthsJob - ContractJob Summary:**We are seeking an experienced 6 to 15 Years inIPDesign Verification Engineerwith expertise inSystemVerilog (SV) and UVM methodologyto verify complexIP's and Sub-System. The ideal candidate will be responsible...

  • Digital SoC Design Verification Principal Engineer

    5 days ago

    San Jose, California, United States GreenWave™ Radios Full time $200,000 - $300,000 per year

    InnoPhase Inc., DBA GreenWave Radios, is at the forefront of innovation in Open RAN digital radios. Our cutting-edge solutions, powered by the Hermes64 RF SoC, are designed to enhance network energy efficiency while dramatically reducing operational expenses, with purpose-built silicon that is the heart of ORAN-based active antenna arrays.Headquartered in...

  • Digital Verification Engineer

    1 day ago

    San Jose, California, United States Broadcom Full time $141,300 - $226,000

    Please Note:1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)2. If you already have a Candidate Account, please Sign-In before you apply.Job Description:Broadcom is looking for a senior level Digital Design Verification engineer. In this highly visible role you will be...

  • Design Verification Engineer

    5 days ago

    San Diego, California, United States Apple Full time

    At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming...

  • Design Verification Engineer

    3 days ago

    San Diego, California, United States Apple Full time

    At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming...

  • Digital Verification Engineer

    5 days ago

    San Jose, California, United States Broadcom Full time $141,300 - $226,000 per year

    Please Note:If you are a first time user, please create your candidate login account before you apply for a job.If you already have a Candidate Account, please Sign-In before you apply.Job Description:Broadcom is looking for a senior level Digital Design Verification engineer. In this highly visible role you will be working on ASIC for data center...