Design Verification Engineer
1 day ago
About Etched
Etched is building the world's first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep & parallel chain-of-thought reasoning agents. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.
Job Summary
We are seeking a Design Verification Engineer to join our Internal IP DV team. You will ensure the custom IPs powering Sohu — including systolic arrays, DMA engines, and NoCs — are robust, high-performance, and silicon-ready. This role demands creativity, deep technical ability, and the drive to tackle complex verification challenges. You will collaborate with architects, RTL designers, and SW/FW/emulation teams to validate correctness and performance across the full hardware-software stack.
Key Responsibilities
- Develop and maintain UVM/SystemVerilog testbenches for high-performance IPs (compute arrays, DMAs, NoCs, memory subsystems).
- Define and execute verification plans covering functional correctness, corner cases, concurrency, and performance bottlenecks.
- Debug complex datapath and protocol issues in RTL and testbench environments.
- Work closely with architects and designers to validate functionality and design intent.
- Partner with SW, FW, and emulation teams to ensure end-to-end bring-up and debug coverage.
- Contribute to reusable DV infrastructure, coverage models, and methodology improvements.
You may be a good fit if you have (Must-have qualifications)
- Proficiency with UVM and SystemVerilog.
- Strong debugging and problem-solving skills for complex digital designs.
- Solid knowledge of computer architecture and digital design fundamentals.
- Hands-on experience verifying datapaths, memory systems, interconnects, or high-throughput fabrics.
Strong Candidates May Also Have Experience With (Nice-to-have Qualifications)
- Familiarity with SystemVerilog Assertions (SVA) and formal verification techniques.
- Experience verifying systolic arrays, DMA engines, or NoC/AXI protocols.
- Scripting skills (Python/Perl/TCL or similar) for automation, debug and regression flows.
Benefits
- Full medical, dental, and vision packages, with generous premium coverage
- Housing subsidy of $2,000/month for those living within walking distance of the office
- Daily lunch and dinner in our office
- Relocation support for those moving to San Jose (Santana Row)
How We're Different
Etched believes in the Bitter Lesson. We think most of the progress in the AI field has come from using more FLOPs to train and run models, and the best way to get more FLOPs is to build model-specific hardware. Larger and larger training runs encourage companies to consolidate around fewer model architectures, which creates a market for single-model ASICs.
We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both as needed.
-
Design Verification Engineer
6 days ago
San Jose, California, United States Credo Full time $100,000 - $150,000 per yearCompany DescriptionCredo's mission is to advance high-speed connectivity solutions that deliver optimized performance, reliability, energy efficiency, and security for the next generation of AI-driven applications, cloud computing, and hyperscale networks.Role DescriptionThis is a full-time on-site role for a Design Verification Engineer located in San Jose,...
-
Design Verification Engineer
1 day ago
San Jose, California, United States Millennium Software and Staffing Inc Full time $120,000 - $180,000 per yearLooking for Design Verification Engineer with following skills -UVM and System VerilogSOC verificationPython or ShellEDA
-
IP Design Verification Engineer
5 days ago
San Jose, California, United States eTeam Full time $120,000 - $240,000 per year**Role - IP Design Verification EngineerLocation - San Jose, CA / Remote (Need to work in PST zone only)Duration - 12 MonthsJob - ContractJob Summary:**We are seeking an experienced 6 to 15 Years inIPDesign Verification Engineerwith expertise inSystemVerilog (SV) and UVM methodologyto verify complexIP's and Sub-System. The ideal candidate will be responsible...
-
Senior Design Verification Engineer
3 days ago
San Jose, California, United States Altera Full time $142,600 - $206,500Job Details:Job Description:Altera is responsible for High-Speed Protocol IP development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging.As Lead DV Engineer focusing on IP Verification & Validation, you will be responsible for carrying out design...
-
San Jose, California, United States GreenWave™ Radios Full time $200,000 - $300,000 per yearInnoPhase Inc., DBA GreenWave Radios, is at the forefront of innovation in Open RAN digital radios. Our cutting-edge solutions, powered by the Hermes64 RF SoC, are designed to enhance network energy efficiency while dramatically reducing operational expenses, with purpose-built silicon that is the heart of ORAN-based active antenna arrays.Headquartered in...
-
Design Verification Engineer
3 days ago
San Diego, California, United States Apple Full timeAt Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming...
-
Design Verification Engineer
5 days ago
San Diego, California, United States Apple Full timeAt Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming...
-
Wireless Design Verification Engineer
5 days ago
San Diego, California, United States Apple Full time $120,000 - $180,000 per yearWould you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically...
-
Design Verification
5 days ago
San Jose, California, United States Cisco Full time $120,000 - $250,000 per yearMeet the teamThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world.Cisco Silicon One (#CiscoSiliconOne) is the...
-
ASIC Design Verification Engineer
5 days ago
San Diego, California, United States Qualcomm Full time $115,000 - $173,400 per yearCompanyQualcomm Technologies, Inc.Job AreaEngineering Group, Engineering Group > ASICS EngineeringGeneral SummaryAs a leading technology innovator, Qualcomm pushes the boundaries to enable next generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Design Verification Hardware Engineer, you...
