Current jobs related to Principal Design Verification Engineer - Santa Clara, California - Astera Labs

  • Principal Design Verification Engineer

    4 weeks ago

    Santa Clara, California, United States Astera Labs Full time

    Astera Labs: Unlocking AI and Cloud Infrastructure PotentialAstera Labs is a pioneering company in the field of purpose-built connectivity solutions, revolutionizing the way AI and cloud infrastructure operate.Our Intelligent Connectivity Platform seamlessly integrates PCIe, CXL, and Ethernet semiconductor-based solutions with the COSMOS software suite,...

  • Principal Design Verification Engineer

    3 weeks ago

    Santa Clara, California, United States Astera Labs Full time

    Job DescriptionAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined...

  • Senior Design Verification Engineer

    4 weeks ago

    Santa Clara, California, United States Synapse Design Inc. Full time

    Synapse Design Inc. - Senior Design Verification EngineerLocation: RemoteJob Type: Full-timeJob Description:We are seeking a highly skilled Senior Design Verification Engineer to join our team at Synapse Design Inc. The ideal candidate will have a strong background in design verification, with experience in UVM, SystemVerilog, and...

  • Design Verification Engineer, Principal

    4 weeks ago

    Santa Clara, California, United States Marvell Semiconductor, Inc. Full time

    About Marvell Semiconductor, Inc.Marvell's semiconductor solutions are the foundation of the data infrastructure that connects our world. Across enterprise, cloud, and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.At Marvell, you can make a meaningful impact on purposeful and enduring innovation, driving...

  • Senior Design Verification Engineer

    3 weeks ago

    Santa Clara, California, United States Astera Labs Full time

    Astera Labs is a global leader in innovative connectivity solutions that unlock the full potential of AI and cloud infrastructure.Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a scalable and customizable...

  • Senior Principal Engineer, SOC Verification Lead

    4 weeks ago

    Santa Clara, California, United States Ampere Computing Full time

    About the RoleWe are seeking a highly skilled Senior Principal Engineer to lead our SOC verification team at Ampere Computing. As a key technical lead, you will be responsible for delivering high-quality next-generation cloud-native server-class SoCs.Key ResponsibilitiesLead the development and execution of comprehensive verification plans for SoC...

  • Principal Physical Design Engineer

    4 weeks ago

    Santa Clara, California, United States Astera Labs Full time

    Astera Labs Principal Physical Design EngineerAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to...

  • CPU Design Verification Engineer

    4 weeks ago

    Santa Clara, California, United States Veear Full time

    Job Title: CPU Design Verification EngineerWe are seeking a highly skilled CPU Design Verification Engineer to join our team at Veear. As a key member of our engineering team, you will be responsible for verifying the functionality correctness of our CPU design.Key Responsibilities:Collaborate with architecture and RTL designers to ensure the design meets...

  • Senior Digital Design Verification Engineer

    4 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    Job Title: Senior Digital Design Verification EngineerNVIDIA is a leader in the field of artificial intelligence, deep learning, and autonomous driving. We are seeking a highly skilled Senior Digital Design Verification Engineer to join our team.Job Summary:We are looking for a talented engineer to verify the design and implementation of our cutting-edge...

  • Senior ASIC Design Verification Engineer

    4 weeks ago

    Santa Clara, California, United States Qualcomm Full time

    Job Title: Senior ASIC Design Verification EngineerQualcomm is seeking a highly skilled Senior ASIC Design Verification Engineer to join our team. As a key member of our engineering group, you will be responsible for verifying our MAC Sub-System and ensuring the highest quality deliverables.Key Responsibilities:Ownership of DV test bench and other associated...

  • ASIC Design Verification Staff Engineer

    1 month ago

    Santa Clara, California, United States Qualcomm Full time

    Job Title: ASIC Design Verification Staff EngineerQualcomm is seeking a highly skilled ASIC Design Verification Staff Engineer to join our team. As a key member of our engineering group, you will be responsible for verifying our PHY Sub-System and ensuring the highest quality deliverables.Key Responsibilities:Understanding of WLAN PHY TX and RX design...

  • GPU Design Verification Engineer, Staff

    3 weeks ago

    Santa Clara, California, United States Qualcomm Full time

    Job SummaryQualcomm is seeking a highly skilled GPU Design Verification Engineer, Staff to join our team. As a key member of our engineering group, you will be responsible for architecting, designing, implementing, verifying, and optimizing the performance and power of GPU cores.You will be responsible for verification of Graphics IP and performing pre- and...

  • Graphics Design Verification Engineer

    4 weeks ago

    Santa Clara, California, United States Apple Full time

    Job SummaryAs a Graphics Design Verification Engineer at Apple, you will play a critical role in ensuring the quality and performance of our next-generation processors. You will be responsible for developing and maintaining verification plans, creating and maintaining verification test bench components and environments, and developing comprehensive...

  • Design Verification Specialist

    4 weeks ago

    Santa Clara, California, United States Fraank System Full time

    Job Title: Design Verification EngineerJob Summary: We are seeking a highly skilled Design Verification Engineer to join our team at Fraank System. As a Design Verification Engineer, you will be responsible for designing and verifying complex digital systems using System Verilog and Universal Verification Methodology (UVM).Key Responsibilities:Design and...

  • Senior Principal Silicon Engineer

    3 weeks ago

    Santa Clara, California, United States Microsoft Corporation Full time

    Job SummaryMicrosoft Corporation is seeking a highly skilled Senior Principal Silicon Engineer to join our team. As a key member of our Data Processing Unit (DPU) team, you will be responsible for designing and developing cutting-edge silicon solutions that have a planet-scale impact.ResponsibilitiesAs a Senior Principal Silicon Engineer, you will be...

  • Electrical Design Verification Test Engineer

    4 weeks ago

    Santa Clara, California, United States Arista Networks, Inc. Full time

    Job Title: Electrical Design Verification Test EngineerWe are seeking a skilled Electrical Design Verification Test Engineer to join our team at Arista Networks, Inc. in Santa Clara, CA.About the RoleThis is a one-year contract-to-hire role with an hourly pay range of $75 to $105 per hour. As an Electrical Design Verification Test Engineer, you will be...

  • GPU Design Verification Engineer, Staff

    4 weeks ago

    Santa Clara, California, United States Qualcomm Full time

    Job SummaryQualcomm is seeking a highly skilled GPU Design Verification Engineer to join our team. As a key member of our GPU ASICS Engineering group, you will be responsible for architecting, designing, implementing, verifying, and optimizing the performance and power of GPU cores.The ideal candidate will have a strong background in computer engineering,...

  • Principal Mechanical Engineer

    3 weeks ago

    Santa Clara, California, United States Cirtec Medical Full time

    About the RoleCirtec Medical Corporation is seeking a highly skilled Principal Mechanical Engineer to join our team. As a Principal Mechanical Engineer, you will be responsible for leading the design and development of complex medical devices, including state-of-the-art minimally invasive catheter-based devices and delivery systems for implants.You will work...

  • Principal Quality Engineer

    4 weeks ago

    Santa Clara, California, United States Cirtec Medical Full time

    Job Title: Principal Quality EngineerCirtec Medical is seeking a highly skilled Principal Quality Engineer to join our team. As a key member of our quality engineering team, you will be responsible for developing and implementing quality engineering methodologies, systems, and practices that meet customer and regulatory requirements.Key...

  • Chiplet Design Verification Lead

    4 weeks ago

    Santa Clara, California, United States Celestial AI Full time

    About Celestial AICelestial AI is a pioneering company in the field of high-performance computing, pushing the boundaries of innovation with its cutting-edge technology. Our Photonic Fabric is a game-changing interconnect technology that offers a 10X increase in performance and energy efficiency over competitive solutions.The RoleWe are seeking a highly...

Principal Design Verification Engineer

2 months ago

Santa Clara, California, United States Astera Labs Full time
Unlock the Potential of AI and Cloud Infrastructure

Astera Labs is a global leader in purpose-built connectivity solutions that empower the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that is both scalable and customizable.

Join Our Team of Innovators

We are seeking experienced Principal Design Verification Engineers with a strong aptitude for working on Emulation Platforms. Candidates should have a deep understanding of system-level aspects of ASIC development and be skilled in emulation testbench and test plan development.

Key Responsibilities:
  • Develop and execute emulation test benches and test plans.
  • Utilize coding and problem-solving skills to contribute to the functional verification of designs.
  • Manage the full life cycle of emulation, from planning to system-level tests.
  • Develop platform agnostic methodologies that scale across traditional DV and emulation and post-silicon bringup for functionality, performance etc.
  • Collaborate with software and system validation teams to develop and execute test plans on emulation platforms.
Requirements:
  • Strong academic background in Electrical Engineering (Bachelor's required, Master's preferred).
  • Minimum of 8 years' experience in verifying and validating complex SoCs for server, storage, and networking applications.
  • Proficiency with industry-standard simulators, revision control systems, and regression systems.
  • Professional attitude with the ability to prioritize tasks and work independently with minimal supervision.
  • Entrepreneurial, open-minded attitude with a customer-focused mindset.
  • Authorized to work in the US and available to start immediately.
Preferred Qualifications:
  • Full verification lifecycle experience on ASICs.
  • Proven ability to deploy hybrid techniques, including directed and constrained random testing.
  • Experience in stress testing at the system level for bug identification.
  • Ability to independently develop test plans and test sequences, generate stimuli, and collaborate with RTL designers to debug failures.
  • Skill in identifying and writing test cases using a combination of C and System Verilog constructs to cover functional and code coverage of ASICs.

The base salary range for this position is USD 160,000.00 to USD 240,000.00, determined based on location, experience, and comparable employee salaries.

We are an equal opportunity employer and welcome applications from diverse candidates. We believe that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences.