ASIC Implementation Engineer
4 weeks ago
Meta is seeking an experienced ASIC Implementation Engineer to join our Infrastructure organization. As an Implementation Engineer, you will be responsible for designing and implementing efficient System on Chip (SoC) and IP for data center applications.
Responsibilities:- Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power.
- Perform Power Estimation at RTL and Gate Level and identify power reduction opportunities.
- Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic Equivalency failures.
- Perform RTL Lint and work with the Designers to create waivers.
- Perform RTL DFT Analysis and improve the DFT coverage for Stuck-at faults.
- Perform Flat and Hierarchical Clock Domain Crossing and work with the designers to analyze the complex clock domain crossings and sign off the CDC.
- Perform Flat and Hierarchical Reset Domain crossing Checks. Understand the Reset-Architecture by working with Design and FW teams and develop reset groups and the corresponding reset sequence for RDC.
- Develop Timing Constraints for RTL-Synthesis and PrimeTime-STA for the blocks and the top-level including SOC. Analyze the inter-block timing and come up with IO budgets for the various partition blocks.
- Develop Power Intent Specification in UPF for the multi-Vdd designs.
- Developing Automation scripts and Methodology for all FE-tools including (Lint, CDC, RDC, Synthesis, STA, Power).
- Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with the handoff tasks. Interact with Physical Design Engineers and provide them with timing/congestion feedback.
- Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
- Experience with RTL Synthesis and design optimization for Power, Performance, Area.
- Knowledge of front-end and back-end ASIC tools.
- Experience with RTL design using SystemVerilog or other HDL.
- Experience managing multiple design releases and working with cross functional teams to support and debug timing, area, power issues.
- Experience with EDA tools and scripting languages (Python, TCL) used to build tools and flows for complex environments.
- Experience with communicating across functional internal teams and vendors.
- Knowledge of Clock Domain Crossing, Reset Domain Crossing, LEC.
- 5+ years of experience in Design Integration and Front-End Implementation.
- Synthesis Background, Timing Constraints Development, Floorplanning and STA.
- Experience Knowledge of RTL coding using Verilog/System Verilog.
- Knowledge of Timing/physical libraries, SRAM Memories.
- Experience with Power, Performance, Area Analysis and techniques for reducing power.
- Knowledge of Low power design.
- Experience with Design Compiler, Spyglass, PrimeTime, Formality or equivalent tools.
- Scripting and programming experience using Perl/Python, TCL, and Make.
-
ASIC Implementation Engineer
4 weeks ago
Sunnyvale, California, United States META Full timeJob Summary:Meta is seeking a highly skilled ASIC Front-End Implementation Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for designing and implementing efficient System on Chip (SoC) and IP for data center applications.Key Responsibilities: Run Logic/Physical Synthesis using advanced optimization...
-
Senior ASIC Validation Engineer
4 weeks ago
Sunnyvale, California, United States AvicenaTech Full timeJob Title: Senior ASIC Validation EngineerAvicenaTech is a pioneering company developing microLED based ultra-low power high bandwidth interconnects for chip-to-chip communications. We are seeking a highly skilled Senior ASIC Validation Engineer to join our team.Responsibilities:Bring up, debug, and characterize ASIC ICs on evaluation platforms.Develop and...
-
ASIC Validation Engineer
4 weeks ago
Sunnyvale, California, United States AvicenaTech Full timeJob DescriptionAvicenaTech is seeking a highly skilled ASIC Validation Engineer to join our team in Sunnyvale, California. As a key member of our development center in Edinburgh, Scotland, you will play a critical role in bringing up, debugging, and characterizing our microLED based ultra-low power high bandwidth interconnects.Responsibilities:Develop and...
-
ASIC Design Engineer
4 weeks ago
Sunnyvale, California, United States META Full timeJob Title: ASIC Design EngineerAbout the Role:Meta is seeking an experienced ASIC Design Engineer to join our Infra Silicon Enablement team. As an ASIC Design Engineer, you will be responsible for designing and developing innovative ASIC solutions for Meta's data center applications.Responsibilities:* Design and develop ASIC solutions for data center...
-
Principal ASIC Design Engineer
3 weeks ago
Sunnyvale, California, United States Fortinet Full timeJob Title: Principal ASIC Design EngineerAbout the Role:We are seeking an experienced Principal ASIC Design Engineer to join our R&D team. As a key member of our team, you will be responsible for designing high-performance ASIC/FPGA architectures and implementing complex system-level designs.Responsibilities:Develop network processing ASIC/FPGA architecture...
-
Senior ASIC Physical Design Engineer
4 weeks ago
Sunnyvale, California, United States SpaceX Full timeJob Title: Senior ASIC Physical Design EngineerAt SpaceX, we're pushing the boundaries of innovation in the field of advanced silicon engineering. We're seeking a highly skilled Senior ASIC Physical Design Engineer to join our team and contribute to the development of cutting-edge technologies for space exploration.Responsibilities:Develop and implement...
-
Senior ASIC Design Engineer
3 weeks ago
Sunnyvale, California, United States Sql Pager LLC Full timeJob Title: Senior ASIC Design EngineerJob Responsibilities:As a Senior ASIC Design Engineer at Sql Pager LLC, you will play a crucial role in developing cutting-edge ASICs for our automotive and data center artificial intelligence computing architecture. Your responsibilities will include participating in architecture definition and modeling, verification...
-
Sunnyvale, California, United States META Full timeJob Summary:The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems.Key Responsibilities:Manage an ASIC design verification team responsible for various...
-
Sunnyvale, California, United States META Full timeJob Summary:The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems.Key Responsibilities:Manage an ASIC design verification team responsible for various...
-
Senior Principal ASIC Design Engineer
4 weeks ago
Sunnyvale, California, United States Fortinet Full timeJob DescriptionAs a key member of Fortinet's ASIC design team, you will play a principal role in developing next-gen SOC architecture, performing IP integration, chip-level RTL design & verification, and leading low-power design methodology.Candidate must be able to work with self-motivation and deliver on commitments with challenging schedules, lead design...
-
Sunnyvale, California, United States META Full timeJob SummaryMeta is seeking a highly skilled ASIC Engineer to join our Hardware Testing Infrastructure team. As a key player in defining the testing approach, creating necessary resources, and fostering a culture of quality, you will play a critical role in ensuring the quality of our custom chips.Key ResponsibilitiesDefine and implement the testing approach...
-
ASIC Design Verification Engineer
3 weeks ago
Sunnyvale, California, United States META Full timeJob Title: ASIC Design Verification EngineerMeta is seeking an experienced ASIC Design Verification Engineer to join our Infrastructure organization. As an ASIC Design Verification Engineer, you will be responsible for developing emulation testbenches in System Verilog and/or C/C++ and delivering emulation and prototyping models from RTL on industry standard...
-
Senior ASIC Design Director
3 weeks ago
Sunnyvale, California, United States Juniper Networks Full timeAbout the RoleWe are seeking a highly skilled Senior ASIC Design Director to lead our team in delivering complex high-performance networking silicon. As a key member of our design team, you will be responsible for driving physical design implementation in advanced process nodes and managing a team of physical design, DFT, circuit design, and methodology...
-
ASIC Architecture and Performance Modeling Lead
4 weeks ago
Sunnyvale, California, United States META Full timeJob Summary:The ideal candidate will be a hands-on technical leader with experience in building C/C++ based simulators for complex ASICs. We seek a consensus-driven manager with cross-functional partnership experience and a proven track record in defining SOC Architecture, as well as building virtual platforms for functional and performance analysis of SoCs...
-
Senior ASIC Physical Design Engineer
3 weeks ago
Sunnyvale, California, United States META Full timeJob SummaryMeta is seeking a highly skilled ASIC Physical Design Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for developing and owning physical design implementation of multi-hierarchy low-power and high-performance designs.Key ResponsibilitiesDevelop and implement physical design solutions for...
-
Senior ASIC Design Verification Engineer
4 weeks ago
Sunnyvale, California, United States Sql Pager LLC Full timeJob DescriptionWe are seeking a highly skilled ASIC Design Verification Engineer to join our team at Sql Pager LLC. As a key member of our design team, you will be responsible for architecting and building a SoC-level and unit-level UVM verification environment.Key Responsibilities:Collaborate with Architecture and Design teams to verify the SoC features...
-
Senior Applications Engineer
4 weeks ago
Sunnyvale, California, United States Synopsys Full timeKey ResponsibilitiesAs a Senior Applications Engineer at Synopsys, you will collaborate with customers to integrate leading-edge Interface IP (IIP) into their ASIC SoC/systems. Your primary focus will be on providing IIP integration guidance throughout the SoC flow to resolve technical challenges. You will conduct integration reviews at key milestones to...
-
Silicon Lifecycle Engineer
4 weeks ago
Sunnyvale, California, United States META Full timeAbout the RoleMeta is seeking a highly skilled ASIC Engineer to join our Infrastructure organization. As an ASIC Engineer in the Infra Silicon Enablement team, you will be part of a dynamic team working with the best in the industry, focused on developing and supporting innovative ASIC solutions for Meta's data center applications.Responsibilities Work...
-
Silicon Lifecycle Engineer
4 weeks ago
Sunnyvale, California, United States META Full timeJob SummaryMeta is seeking a highly skilled Silicon Lifecycle Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for designing, developing, and validating innovative ASIC solutions for Meta's data center applications.Key Responsibilities Work across all aspects of the silicon lifecycle, from early...
-
Senior Verification Engineer
3 weeks ago
Sunnyvale, California, United States TWO95 International Full timeJob Title: Senior Verification EngineerJob Description:We are seeking a highly skilled Senior Verification Engineer to join our team at TWO95 International Inc. The ideal candidate will have a strong background in ASIC/SOC/IP verification and experience with SystemVerilog and UVM methodologies.Key Responsibilities:Design and develop verification environments...