Senior CPU Subsystem Design Engineer

6 hours ago

San Jose, California, United States Intel Full time
Job Description

In Q4 2023, Intel announced Altera will be reported as a separate business unit beginning on January 1, 2024, with ongoing support from Intel. This position is associated with that standalone business strategy and is expected to fully transition to a standalone company at some time in the future.

Key Responsibilities
  • Develops the logic design, register transfer level (RTL) coding, and simulation for an SoC design and integrates logic of IP blocks and subsystems into a full chip SoC or discrete component design.
  • Participates in the definition of architecture and microarchitecture features of the block being designed.
  • Performs quality checks in various logic design aspects ranging from RTL to timing/power convergence.
  • Applies various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation.
  • Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features.
  • Follows secure development practices to address the security threat model and security objects within the design. Works with IP providers to integrate and validate IPs at the SoC level. Drives quality assurance compliance for smooth IPSoC handoff.
  • Works with Physical Design teams to synthesize their RTL block and provide estimates of timing, area, and power.
Qualifications
  • Candidate must possess the minimum qualifications below to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
  • Education Requirements:
    • Bachelor's degree in computer engineering, electrical engineering, or related field.
  • Minimum Qualifications:
    • 10+ years of relevant experience in the following areas:
      • Experience with CPU-based SoC designs and processor-based SoC architectures.
      • Experience with NoC design and integration with AMBA interconnect protocols.
      • Working experience with peripheral IPs such as USB, Ethernet, I3C.
      • RTL developer using ASIC development techniques and designs flows at modern technology nodes including synthesis and timing closure.
      • Experience in designing clock circuitry, debug, security, low power methodologies at the SoC level.
      • Digital Design experience.
      • Experience with scripting languages (e.g., Python or Perl).
    • Preferred Requirements:
      • Master's degree in computer engineering, electrical engineering, or related field.
      • 6+ years of experience in the following areas:
        • Digital design involving multiple clock domains and clock, power management. Low power design, tools, and methodologies. Power intent UPF specifications.
        • Experience with Ethernet, PCIe, or TSN.
    About the Business Group

The Programmable Solutions Group (PSG) was formed from the acquisition of Altera. As part of Intel, PSG will create market-leading programmable logic devices that deliver a wider range of capabilities than customers experience today. Combining Altera's industry-leading FPGA technology and customer support with Intel's world-class semiconductor manufacturing capabilities will enable customers to create the next generation of electronic systems with unmatched performance and power efficiency. PSG takes pride in creating an energetic and dynamic work environment that is driven by ingenuity and innovation. We believe the growth and success of our group is directly linked to the growth and satisfaction of our employees. That is why PSG is committed to a work environment that is flexible and collaborative, and allows our employees to reach their full potential.

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.

Annual Salary Range for jobs which could be performed in the US $162,041.00-$259,425.00

*Salary range dependent on a number of factors including location and experience

Working Model

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.

  • Senior CPU Subsystem Design Engineer

    3 weeks ago

    San Jose, California, United States Intel GmbH Full time

    Job OverviewWe are seeking a highly skilled Senior CPU Subsystem Design Engineer to join our team at Intel GmbH. As a key member of our Programmable Solutions Group, you will be responsible for designing and developing high-performance CPU subsystems for our cutting-edge products.Key ResponsibilitiesDevelop and integrate logic design, register transfer level...

  • Senior CPU Subsystem Design Engineer

    2 weeks ago

    San Jose, California, United States Intel Full time

    Job SummaryWe are seeking a highly skilled CPU Subsystem Design Engineer to join our team at Intel. As a key member of our Programmable Solutions Group, you will be responsible for designing and developing high-performance CPU subsystems for our next-generation SoC designs.Key ResponsibilitiesDevelop and integrate logic design, register transfer level (RTL)...

  • Senior CPU Subsystem Design Engineer

    1 week ago

    San Jose, California, United States Intel Full time

    Job DescriptionIn this role, you will be responsible for designing and developing CPU subsystems for Intel's cutting-edge SoC designs. As a Senior CPU Subsystem Design Engineer, you will work closely with cross-functional teams to develop and integrate logic design, register transfer level (RTL) coding, and simulation for SoC designs.You will participate in...

  • Senior CPU Subsystem Architect

    2 weeks ago

    San Jose, California, United States Intel Full time

    Job SummaryWe are seeking a highly skilled CPU Subsystem Design Engineer to join our team at Intel. As a key member of our Programmable Solutions Group, you will be responsible for designing and developing cutting-edge CPU subsystems that meet the highest standards of performance, power efficiency, and reliability.Key ResponsibilitiesDevelop and implement...

  • CPU Design Engineering Manager

    3 weeks ago

    San Jose, California, United States Intel GmbH Full time

    Job DescriptionIn the context of Intel GmbH, this position is associated with the company's standalone business strategy and is expected to fully transition to a standalone company at some point in the future. The successful incumbent in this role will manage a team responsible for designing CPU subsystems that are used by customers to run workloads and...

  • Senior CPU Subsystem Design Engineer

    1 week ago

    San Jose, California, United States Intel Full time

    Job DescriptionIn Q4 2023, Intel announced Altera will be reported as a separate business unit beginning on January 1, 2024, with ongoing support from Intel.This position is associated with that standalone business strategy and is expected to fully transition to a standalone company at some time in the future.Key ResponsibilitiesDevelops the logic design,...

  • Senior CPU Subsystem Design Engineer

    3 minutes ago

    San Jose, California, United States Intel Full time

    Job DescriptionIn Q4 2023, Intel announced Altera will be reported as a separate business unit beginning on January 1, 2024, with ongoing support from Intel.This position is associated with that standalone business strategy and is expected to fully transition to a standalone company at some time in the future.Key ResponsibilitiesDevelops the logic design,...

  • Senior CPU Architect

    1 week ago

    San Jose, California, United States MIPS Technologies Full time

    Job Title: Senior CPU ArchitectWe are seeking an experienced CPU Microarchitect to join our team at MIPS Technologies. As a Senior CPU Architect, you will be responsible for defining, leading, and owning RTL development of a real-time, performance-efficient, low-power microcontroller class CPU core.Key Responsibilities:Drive the micro-architecture and design...

  • Senior CPU Micro-Architect

    2 weeks ago

    San Jose, California, United States Samsung Semiconductor Full time

    Job Title: Senior CPU Micro-ArchitectWe are seeking an experienced CPU Micro-Architect to join our high-performance CPU design team at Samsung Semiconductor.Job SummaryThe successful candidate will be responsible for defining, developing, and optimizing the microarchitecture of cutting-edge CPU cores for high-performance computing, datacenter, and AI...

  • CPU Design Engineer

    3 weeks ago

    San Diego, California, United States Pacifica Senior Living San Martin Full time

    Job SummaryPacifica Senior Living San Martin is seeking a highly skilled CPU Design Engineer to join our team. As a leading provider of senior living services, we are committed to delivering exceptional care and experiences to our residents. In this role, you will play a critical part in designing and developing high-performance CPUs that meet the needs of...

  • Senior Staff Engineer, CPU Micro-architecture Expert

    7 days ago

    San Jose, California, United States Samsung Semiconductor Full time

    Job OverviewWe are seeking an experienced CPU Micro-architect to join our high-performance CPU design team at Samsung Semiconductor. As a key member of our team, you will be responsible for defining, developing, and optimizing the microarchitecture of cutting-edge CPU cores.Key ResponsibilitiesDefine and develop the microarchitecture for high-performance...

  • Senior Applications Engineer

    3 weeks ago

    San Jose, California, United States Arm Limited Full time

    Job Overview:As a Senior Applications Engineer at Arm Limited, you will play a crucial part in helping our customers accelerate the development of groundbreaking infrastructure systems. You will serve as a trusted technical advisor to some of our largest and most innovative customers, guiding them in the use of Arm's IP to build new and exciting products...

  • Senior ASIC Verification Engineer

    1 week ago

    San Jose, California, United States European Tech Recruit Full time

    Senior ASIC Verification EngineerWe are seeking a highly skilled Senior ASIC Verification Engineer to join our team at European Tech Recruit. The ideal candidate will have a strong background in ASIC design and verification, with expertise in UVM and System Verilog.Key Responsibilities:Ensure the pre-silicon correctness and quality of a multi-million gate...

  • Senior ASIC Design Engineer

    3 weeks ago

    San Jose, California, United States Minster Bank Full time

    Job SummaryMinster Bank is seeking a highly skilled Senior ASIC Design Engineer to lead the development of a groundbreaking convolutional neural network accelerator ASIC. This role is pivotal for our flagship autonomous driving perception module, requiring top-tier computational performance with minimal power consumption.Key Responsibilities:Drafting...

  • CPU Microarchitect

    2 weeks ago

    San Jose, California, United States MIPS Technologies Full time

    Job Title: CPU MicroarchitectWe are seeking an experienced CPU Microarchitect to join our team at MIPS Technologies. As a key member of our engineering team, you will be responsible for defining, leading, and owning the RTL development of a real-time, performance-efficient, low-power microcontroller class CPU core.Key Responsibilities:Drive the...

  • Senior ASIC Verification Engineer

    2 weeks ago

    San Jose, California, United States European Tech Recruit Full time

    Senior ASIC Verification EngineerWe are seeking a highly skilled Senior ASIC Verification Engineer to join our team at European Tech Recruit. As a key member of our team, you will be responsible for ensuring the pre-silicon correctness and quality of a multi-million gate ASIC that integrates computational accelerators and 3rd-party SoC IP blocks.Key...

  • Senior Design Verification Engineer

    3 weeks ago

    San Jose, California, United States Mirafra Technologies Full time

    Job DescriptionMirafra Technologies is seeking a highly skilled Senior Design Verification Engineer to join our team. As a key member of our design verification team, you will be responsible for driving the verification process from architecture and design specification to production silicon.Key Responsibilities:Verification Methodology: Contribute to the...

  • Senior ASIC Verification Engineer

    2 weeks ago

    San Jose, California, United States European Tech Recruit Full time

    Senior ASIC Verification EngineerWe are seeking a highly skilled Senior ASIC Verification Engineer to join our team at a well-established Semiconductor organisation in California. The ideal candidate will have a strong background in ASIC design and verification, with expertise in UVM and System Verilog.Key Responsibilities:Ensure the pre-silicon correctness...

  • Senior CPU Architect

    3 weeks ago

    San Jose, California, United States MediaTek Full time

    {"title": "Computer Architect", "description": "Designing the Future of ComputingAt MediaTek, we're seeking a talented Computer Architect to join our architecture team within the compute and AI organization. As a key member of our team, you'll be responsible for designing MediaTek's CPUs and CPU infrastructure, including the system NOC, memory subsystems,...

  • Senior ASIC Verification Engineer

    4 days ago

    San Jose, California, United States European Tech Recruit Full time

    Senior ASIC Verification EngineerWe are seeking a highly skilled Senior ASIC Verification Engineer to join our team at a well-established Semiconductor organisation in California. As a key member of our design team, you will be responsible for ensuring the pre-silicon correctness and quality of a multi-million gate ASIC that integrates computational...