Current jobs related to Senior Physical Design Methodology Engineer - Santa Clara, California - NVIDIA

  • Senior Physical Design Engineer

    4 weeks ago

    Santa Clara, California, United States Synapse Design Inc. Full time

    At Synapse Design Inc., we are seeking a highly skilled Senior Physical Design Engineer to join our team.The ideal candidate will have a strong background in physical design with mainstream P&R tools and a minimum of 7-20 years of experience.Key responsibilities include working on 10nm/7nm/5nm or lower nodes designs with various customers, developing flow...

  • Senior Timing Methodology Engineer

    4 weeks ago

    Santa Clara, California, United States Nvidia Full time

    Unlock the Future of ComputingNVIDIA is revolutionizing the world of computing, and we're seeking a talented Senior Timing Methodology Engineer to join our team. As a key member of our team, you will play a critical role in driving sign-off strategies for our leading GPUs and SoCs.With a strong background in ASIC design and timing, you will develop and...

  • Senior Timing Methodology Engineer

    4 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    NVIDIA is a leader in the field of artificial intelligence and high-performance computing, and we are seeking a highly skilled Senior Timing Methodology Engineer to join our team.This role will involve developing and validating flows for PT-STA regression, analysis, and QOR metrics for high-speed designs, as well as collaborating with technology leads, VLSI...

  • CPU Physical Design Methodology and Optimization Engineer

    4 weeks ago

    Santa Clara, California, United States Apple Full time

    Role SummaryAs a CPU Physical Design Methodology and Optimization Engineer at Apple, you will be part of a highly visible and innovative team responsible for solving key problems in the physical design (PD) methodology and optimization space. Your focus will be on improving Power, Performance, and Area (PPA) of our industry-leading CPU designs, working...

  • Senior Power Methodology and Modeling Engineer

    4 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    We are seeking a highly skilled Senior Power Methodology and Modeling Engineer to join our team at NVIDIA. As a member of our Architecture Energy Modeling Team, you will collaborate with Architects, ASIC Design Engineers, Low Power Engineers, Performance Engineers, Software Engineers, and Physical Design teams to study and implement energy modeling...

  • Senior DFT Methodology Engineer

    4 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    Role OverviewNVIDIA is a pioneer in the field of computer graphics, parallel computing, and AI. As a Senior DFT Methodology Engineer, you will be part of a team that crafts innovative solutions for cutting-edge test techniques, in-system test architecture, and verification and post-silicon validation of complex semiconductor chips.Key ResponsibilitiesAs a...

  • Senior Physical Design Engineer

    4 weeks ago

    Santa Clara, California, United States Veear Full time

    Key Responsibilities:As a Senior Physical Design Engineer at Veear, you will be responsible for defining clock methodologies to influence early clock architecture changes, planning and implementing clocking solutions, developing simulation models, and physical implementation for the SOC. This role requires extensive experience with clock methodology...

  • Senior Physical Design Engineer

    4 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    We are seeking a highly skilled Senior Physical Design Engineer to join our team at NVIDIA. As a leader in the field of artificial intelligence, we are committed to fostering a diverse work environment and proud to be an equal opportunity employer.Key Responsibilities:Responsible for all aspects of physical design and implementation of GPU and other ASICs...

  • Senior Physical Design Engineer

    4 weeks ago

    Santa Clara, California, United States ACL Digital Full time

    SOC Physical Design ImplementationAs a Senior Physical Design Engineer at ACL Digital, you will be responsible for implementing all aspects of SOC Physical Design. This position requires a highly proficient individual in using Synopsys EDA tools/flows with little to no ramp-up time needed to make an immediate impact. The ideal candidate will work well with...

  • Senior DFX Methodology Engineer

    4 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    We are seeking a highly skilled DFT Methodology Engineer to join our team at NVIDIA. As a member of our cross-functional team, you will be responsible for implementing state-of-the-art designs in test access mechanisms, I1149.1, I1500, I1687, IO BIST, memory BIST, scan and array dump, and DFX security methodology.You will work closely with our engineers to...

  • Senior CPU Implementation Methodology Specialist

    4 weeks ago

    Santa Clara, California, United States Nvidia Full time

    Job SummaryWe are seeking a highly skilled Senior CPU Implementation Methodology Engineer to join our VLSI team. As a key member of our team, you will be responsible for all aspects of front-end design implementation methodologies, including synthesis, formal-equivalence-checking, flow automation, and application support of industry-leading CPU designs.Key...

  • Senior ASIC Physical Design Engineer

    4 weeks ago

    Santa Clara, California, United States Capgemini Engineering Full time

    Job Title: Senior ASIC Physical Design EngineerJob Summary: We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for the implementation of complex ASICs, focusing on high frequency block timing closure and physical verification. Key...

  • CPU Physical Design Methodology and Optimization Specialist

    4 weeks ago

    Santa Clara, California, United States Apple Full time

    Role OverviewAs a CPU Physical Design Methodology and Optimization Engineer at Apple, you will contribute to the development of innovative CPU designs, focusing on improving Power, Performance, and Area (PPA) through the application of machine learning techniques in the silicon design space.Key ResponsibilitiesCollaborate with CPU CAD and design teams to...

  • Senior Physical Design Engineer

    4 weeks ago

    Santa Clara, California, United States Ampcus Full time

    Job Title: Senior Physical Design EngineerJob Summary:Ampcus Inc. is a certified global provider of a broad range of Technology and Business consulting services. We are seeking a highly skilled Physical Design Engineer to join our team.Key Responsibilities:Chip level floor planning, partitioning, timing budget generation, power planning, top-level PnR, CTS,...

  • Senior ASIC Physical Design Engineer

    4 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    We are seeking a highly skilled ASIC Physical Design Engineer to join our team at NVIDIA. As a key member of our dynamic and growing team, you will be responsible for driving next-generation physical design work to achieve best-in-class PPA for high-performance designs, such as NVIDIA's CPUs and GPUs.Key Responsibilities:Drive next-generation physical design...

  • Senior ASIC Design Engineer

    4 weeks ago

    Santa Clara, California, United States Astera Labs Full time

    Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure.Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that is...

  • Senior Clock Design Engineer

    4 weeks ago

    Santa Clara, California, United States VeeAR Projects Inc. Full time

    Job Title: Senior Clock Design EngineerJob Location: RemoteWorkplace type: HybridEmployment type: FulltimeJob Description:Develop and implement clock methodologies for high-performance SoCs in advanced process nodes (7/5/3nm).Design and optimize clock architectures, clock trees, and custom clocking solutions.Collaborate with cross-functional teams to...

  • Senior SOC Design Engineer

    4 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    NVIDIA is seeking a Senior Design Engineer to design, analyze, and evolve next-generation SoC solutions.We are looking for special individuals with passion and desire to deliver innovative products. Together, we will build the next generation of life-changing SoC's.Key Responsibilities:Work in NVIDIA's semi-custom engineering team building customized chip...

  • Senior Hardware Design Engineer

    4 weeks ago

    Santa Clara, California, United States Achronix Semiconductor Full time

    Achieve excellence in semiconductor design with Achronix Semiconductor Corporation, a leading fabless semiconductor company based in California.We offer high-performance FPGA solutions that power the next generation of devices.As a Physical Design Engineer, you will be responsible for transforming abstract concepts into tangible, high-performance...

  • Senior ASIC Physical Design Engineer

    4 weeks ago

    Santa Clara, California, United States Capgemini Engineering Full time

    Job Title : Senior ASIC Physical Design EngineerJob Location: Santa Clara, CA (Hybrid)Key ResponsibilitiesChip level floor planning, partitioning, timing budget generation, power planning, top-level PnR, CTS, block integration and ECO generation.Expertise in timing closure (STA) of high frequency blocks Handling blocks of high instance counts and complex...

Senior Physical Design Methodology Engineer

1 month ago

Santa Clara, California, United States NVIDIA Full time
Unlock the Future of Computing

NVIDIA is at the forefront of innovation, pushing the boundaries of what is possible in the fields of computer gaming, virtual reality, computer vision, and artificial intelligence. As a Senior Physical Design Methodology Engineer, you will be part of a team that is redefining the future of computing.

Key Responsibilities:
  • Develop and implement cutting-edge physical design methodologies for graphics processors and SOCs.
  • Collaborate with cross-functional teams to develop flow and tool methodologies for chip floorplan, power and clock distribution, chip assembly and P&R, timing analysis and closure, power and noise analysis, and back-end verification.
  • Design and develop unique solutions to complex physical design problems, driving innovation and excellence in the field.
Requirements:
  • Master's degree in Electrical or Computer Engineering (or equivalent experience).
  • Minimum 5 years of experience in Physical Design Engineering.
  • Expertise in chip design, including floor planning, clock and power distribution, place and route, integration, and verification.
  • Strong background in hierarchical design approach, top-down design, budgeting, timing, and physical convergence.
  • Familiarity with industry-standard EDA tools and proficiency in programming and scripting languages, such as Perl, Python, and C++.
About NVIDIA:

NVIDIA is a leader in the technology industry, known for its innovative products and commitment to diversity and inclusion. We offer a competitive salary range of $164,000 - $304,750, as well as equity and benefits. NVIDIA is an equal opportunity employer and welcomes applications from diverse candidates.