Current jobs related to Senior ASIC Design Engineer - Cupertino, California - Apple


  • Cupertino, California, United States Acceler8 Talent Full time

    We are seeking a highly skilled Senior ASIC Design Engineer to join our team at Acceler8 Talent. This role will be critical in ensuring the performance and reliability of our custom AI chip designs.Key Responsibilities:Perform static timing analysis on ASIC designs to ensure optimal performance.Collaborate with design engineers to identify and resolve...


  • Cupertino, California, United States Apple Full time

    Job Title: Senior ASIC Physical Design PPA EngineerAt Apple, we're looking for a highly motivated and experienced Senior ASIC Physical Design PPA Engineer to join our dynamic and growing team. As a key member of our Digital Design Engineering group, you'll play a strategic role in designing state-of-the-art ASICs and driving innovation in the field of...


  • Cupertino, California, United States Apple Full time

    Job SummaryWe are seeking a highly skilled ASIC Design Engineer to join our team at Apple. As a key member of our SOC Design group, you will be responsible for designing and implementing complex logic designs, integrating complex IPs into the SOC, and supporting front-end integration activities.This is a unique opportunity to work on cutting-edge hardware...

  • Senior ASIC Engineer

    3 weeks ago


    Cupertino, California, United States Apple Full time

    Role SummaryApple is seeking a highly skilled Senior ASIC Engineer to join our team in Cupertino. As a key member of our hardware design team, you will be responsible for developing and maintaining methodologies and flows related to timing verification and closure.Key ResponsibilitiesDevelop and maintain timing closure methodologies and flowsGenerate block...


  • Cupertino, California, United States Apple Full time

    Job Title: Senior ASIC Integration EngineerAt Apple, we're looking for a highly skilled Senior ASIC Integration Engineer to join our team of experts in designing and developing cutting-edge System-on-Silicon (SoC) chips for high-end mobile applications.Key Responsibilities:Own full chip and block level timing closure throughout the entire project cycle (RTL,...

  • Senior ASIC Engineer

    3 weeks ago


    Cupertino, California, United States Apple Full time

    About the RoleWe are seeking a highly skilled ASIC Design Engineer to join our team at Apple. As an ASIC Design Engineer, you will be responsible for designing and developing high-quality ASICs for our cutting-edge hardware products.Key ResponsibilitiesDesign and develop high-quality ASICs for our hardware productsCollaborate with cross-functional teams to...


  • Cupertino, California, United States Apple Full time

    Role SummaryAs a Senior ASIC Physical Design PPA Engineer at Apple, you will play a critical role in designing state-of-the-art ASICs and driving innovation in the field of silicon design. You will be responsible for generating automation and infrastructure to scale and improve the efficiency and reliability of the PPA regression and problems.Key...

  • ASIC Design Engineer

    4 weeks ago


    Cupertino, California, United States Apple Full time

    Job SummaryAs a highly skilled ASIC Design Engineer, you will play a critical role in designing our next-generation, high-performance, power-efficient system-on-chips (SoCs) at Apple. You will work closely with cross-functional teams to craft and build the technology that fuels our devices, enabling our customers to do all the things they love with their...


  • Cupertino, California, United States Apple Full time

    Role SummaryAs a Senior ASIC Physical Design PPA Engineer at Apple, you will be part of our Digital Design Engineering group, responsible for crafting innovative solutions and turning them into reality. You will apply engineering fundamentals and collaborate with your team to bring forward-thinking ideas to the real world.Key ResponsibilitiesGenerate...

  • ASIC Design Engineer

    4 weeks ago


    Cupertino, California, United States Apple Full time

    Job Title: ASIC Design Engineer - Pixel IPAt Apple, we're looking for a highly skilled ASIC Design Engineer to join our Pixel IP design team. As a key member of our Hardware Technologies group, you'll play a critical role in designing our next-generation, high-performance, power-efficient system-on-chips (SoCs).About the Role:You will be responsible for...


  • Cupertino, California, United States Apple Full time

    Job DescriptionAt Apple, we're looking for a highly skilled Senior Analog ASIC Architect to join our Touch Technology team. As a key member of our team, you will be responsible for designing and developing next-generation Touch Technologies for our products.Responsibilities:Design and develop high-performance, low-power analog front-end architectures for...


  • Cupertino, California, United States Apple Full time

    Role SummaryAs a highly skilled ASIC Design and Integration Engineer at Apple, you will play a critical role in designing and integrating cutting-edge system-on-chip (SoC) solutions for our next-generation products. Your expertise in low-power design techniques, front-end implementation, and system design methodologies will enable our team to deliver...


  • Cupertino, California, United States Amazon Full time

    About the RoleWe are seeking a highly skilled ASIC Physical Design Engineer to join our team at Amazon. As a member of our Cloud-Scale Machine Learning Acceleration team, you will be responsible for designing and optimizing hardware in our data centers, including AWS Inferentia and Trainium Systems.Key ResponsibilitiesWork with RTL/logic designers to drive...


  • Cupertino, California, United States Apple Full time

    About the RoleWe are seeking a highly skilled ASIC Design and Integration Engineer to join our Hardware Technologies group at Apple. As a key member of our team, you will play a critical role in designing our next-generation, high-performance, power-efficient system-on-chips (SoCs).Key ResponsibilitiesDesign and integrate large pixel-processing subsystems...


  • Cupertino, California, United States Amazon Full time

    About the RoleWe are seeking a highly skilled Senior ASIC Physical Design Methodology Engineer to join our team at Amazon. As a key member of our Cloud-Scale Machine Learning Acceleration team, you will be responsible for designing and optimizing hardware in our data centers, including AWS Inferentia and Trainium Systems.Key ResponsibilitiesDefine, develop,...


  • Cupertino, California, United States Amazon Full time

    About the RoleWe are seeking a highly skilled Physical Design Engineer to join our team at Amazon. As a member of our Cloud-Scale Machine Learning Acceleration team, you will be responsible for designing and optimizing hardware in our data centers, including AWS Inferentia and Trainium Systems.Your primary focus will be on driving architectural feasibility...


  • Cupertino, California, United States Apple Full time

    Job SummaryThis role is for a highly skilled ASIC Integration Engineer to join our dynamic team at Apple. As a key member of our Hardware Engineering group, you will be responsible for designing and integrating complex System-on-Silicon (SoC) chips for high-end mobile applications.Key ResponsibilitiesFull chip and block level timing closure ownership...


  • Cupertino, California, United States Apple Full time

    Design Elegant Solutions for Apple's Next-Generation SoCsAs a member of Apple's Hardware Technologies group, you'll help craft high-performance, power-efficient system-on-chips (SoCs) that fuel Apple's devices. Your expertise in integrating large systems-on-a-chip, low-power design techniques, and front-end implementation will enable the team to deliver...


  • Cupertino, California, United States Apple Full time

    Role OverviewAs an ASIC Integration Engineer at Apple, you will be responsible for designing and developing high-performance System-on-Silicon (SoC) chips for mobile applications. You will work closely with various teams to resolve complex timing issues and ensure timely delivery of IP blocks.Key ResponsibilitiesDevelop and maintain methodology and flows...


  • Cupertino, California, United States Apple Full time

    Job SummaryWe are seeking a highly skilled Senior Analog Design Engineer to join our Custom Silicon Management Group. As a key member of our team, you will be responsible for designing and developing custom silicon solutions for our mobile products, including iPhone, iPod, and AppleTV.Your primary focus will be on developing and productizing the next...

Senior ASIC Design Engineer

2 months ago


Cupertino, California, United States Apple Full time
About the Role

We are seeking a highly skilled ASIC Design Engineer to join our team at Apple. As a key member of our Hardware Technologies group, you will play a critical role in designing our next-generation, high-performance, power-efficient system-on-chips (SoCs).

Key Responsibilities
  • Design and integrate large pixel-processing subsystems using SystemVerilog, connecting to high-performance on-chip networks using virtual memory addressing, adding Design-For-Test (DFT) logic, and managing clocks, resets, and power domains.
  • Write detailed micro-architectural specifications.
  • Perform front-end implementation, including logic synthesis, clock & reset domain-crossing checks, static timing analysis, power analysis, logic equivalence checking.
  • Work with Physical Design teams for physical floorplanning and timing closure.
  • Collaborate with cross-functional teams to explore solutions that maximize performance while minimizing power and area.
  • Work closely with design verification and formal verification teams to debug and verify functionality and performance.
Requirements
  • BS and a minimum of 10 years relevant industry experience.
  • Experience in IP/SoC front-end ASIC RTL digital logic design using Verilog and System Verilog.
  • Industry exposure to and knowledge of ASIC/FPGA design methodology, especially logic synthesis, static timing analysis, logic equivalence checking, and working with physical design teams for floorplanning and timing closure.
  • Experience with system design methodologies that contain multiple clock domains.
  • Experience in low-power design issues, tools, and methodologies including UPF power intent specification highly desired.
  • Familiarity with common on-chip bus protocols such as AMBA (AXI, AHB, APB).
  • Industry exposure to and knowledge of ASIC/FPGA design methodology including familiarity with relevant scripting languages (Python, Perl, TCL).
  • Good collaboration skills with strong written and verbal communication skills.
  • Experience working cross-functionally with integration, design, and verification teams to specify, design, and debug digital systems.
About Apple

At Apple, we are committed to innovation and excellence. We offer a comprehensive benefits package, including comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and reimbursement for certain educational expenses. We are an equal opportunity employer and welcome applications from diverse candidates.