Senior ASIC Physical Design PPA Engineer
4 weeks ago
As a Senior ASIC Physical Design PPA Engineer at Apple, you will be part of our Digital Design Engineering group, responsible for crafting innovative solutions and turning them into reality. You will apply engineering fundamentals and collaborate with your team to bring forward-thinking ideas to the real world.
Key Responsibilities
- Generate automation and infrastructure to scale and improve the efficiency and reliability of the PPA regression and problems.
- Work with CAD and design teams to drive improvements and updates in our production design flows.
- Collaborate cross-functionally with design, power, post-silicon, and CAD to deliver on PPA goals.
Requirements
- Experience with RTL2GDSII flow and concepts related to synthesis, place & route, CTS, timing convergence, and layout closure.
- Hands-on experience in PPA analysis for different Physical designs and evaluating new Stdcell libraries in leading tech nodes.
- Familiarity with development of block/partitions for silicon validation of foundation IPs.
What We Offer
- Comprehensive medical and dental coverage.
- Retirement benefits.
- Range of discounted products and free services.
- Reimbursement for certain educational expenses.
-
Physical Design PPA Engineer
1 month ago
Cupertino, California, United States Apple Full timeAbout the RoleWe are seeking a highly motivated and experienced Senior Physical Design PPA Engineer to join our dynamic and growing team at Apple. As a key member of our Digital Design Engineering group, you will play a strategic role in designing state-of-the-art ASICs and driving innovation in the field of physical design.Key ResponsibilitiesDevelop and...
-
Cupertino, California, United States Amazon Full timeAbout the RoleWe are seeking a highly skilled ASIC Physical Design Methodology Engineer to join our team at Annapurna Labs, a part of Amazon Web Services (AWS). As a member of our Cloud-Scale Machine Learning Acceleration team, you will be responsible for designing and optimizing hardware in our data centers, including AWS Inferentia and Trainium...
-
Physical Design Engineer
4 weeks ago
Cupertino, California, United States Amazon Full timeAbout the RoleWe are seeking a highly skilled Physical Design Engineer to join our team at Amazon. As a member of our Cloud-Scale Machine Learning Acceleration team, you will be responsible for designing and optimizing hardware in our data centers, including AWS Inferentia and Trainium Systems.Your primary focus will be on driving architectural feasibility...
-
Senior ASIC Engineer
4 weeks ago
Cupertino, California, United States Apple Full timeRole SummaryApple is seeking a highly skilled Senior ASIC Engineer to join our team in Cupertino. As a key member of our hardware design team, you will be responsible for developing and maintaining methodologies and flows related to timing verification and closure.Key ResponsibilitiesDevelop and maintain timing closure methodologies and flowsGenerate block...
-
ASIC Design and Integration Engineer
1 month ago
Cupertino, California, United States Apple Full timeRole SummaryAs a highly skilled ASIC Design and Integration Engineer at Apple, you will play a critical role in designing and integrating cutting-edge system-on-chip (SoC) solutions for our next-generation products. Your expertise in low-power design techniques, front-end implementation, and system design methodologies will enable our team to deliver...
-
Senior ASIC Engineer
4 weeks ago
Cupertino, California, United States Apple Full timeAbout the RoleWe are seeking a highly skilled ASIC Design Engineer to join our team at Apple. As an ASIC Design Engineer, you will be responsible for designing and developing high-quality ASICs for our cutting-edge hardware products.Key ResponsibilitiesDesign and develop high-quality ASICs for our hardware productsCollaborate with cross-functional teams to...
-
High-Performance ASIC Design Engineer
4 weeks ago
Cupertino, California, United States Apple Full timeDesign Elegant Solutions for Apple's Next-Generation SoCsAs a member of Apple's Hardware Technologies group, you'll help craft high-performance, power-efficient system-on-chips (SoCs) that fuel Apple's devices. Your expertise in integrating large systems-on-a-chip, low-power design techniques, and front-end implementation will enable the team to deliver...
-
Senior ASIC Integration Engineer
4 weeks ago
Cupertino, California, United States Apple Full timeJob SummaryThis role is for a highly skilled ASIC Integration Engineer to join our dynamic team at Apple. As a key member of our Hardware Engineering group, you will be responsible for designing and integrating complex System-on-Silicon (SoC) chips for high-end mobile applications.Key ResponsibilitiesFull chip and block level timing closure ownership...
-
Senior Physical Design Engineer
4 weeks ago
Cupertino, California, United States ETCHED LLC Full timeAbout EtchedEtched is a cutting-edge technology company that specializes in building AI chips tailored for individual model architectures. Our first product, Sohu, boasts an order of magnitude more throughput and lower latency than a B200, making it an ideal solution for real-time video generation models and extremely deep chain-of-thought reasoning.We are...
-
Senior Physical Design Engineer
1 month ago
Cupertino, California, United States Encore Semi Full timeJob Title: Sr Physical Design EngineerJob Summary: We are seeking a highly skilled Physical Design Engineer to join our team at Encore Semi. As a member of our team, you will be responsible for performing various physical design tasks, including floor planning, place and route, clock tree synthesis, and power grid design at both chip and block level. You...
-
High-Performance ASIC Design Engineer
4 weeks ago
Cupertino, California, United States Apple Full timeRole SummaryAs a key member of Apple's Hardware Technologies group, you will play a critical role in designing next-generation, high-performance, power-efficient system-on-chips (SoCs). Your expertise will be instrumental in ensuring Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions.Key...
-
Physical Design Engineer
1 month ago
Cupertino, California, United States TBWA\Chiat\Day Full timeAbout EtchedEtched is a cutting-edge technology company that's revolutionizing the field of artificial intelligence by building custom AI chips that are tailored to specific model architectures.Our goal is to empower businesses to create innovative products that would be impossible with traditional GPUs, such as real-time video generation models and...
-
Principal Physical Design Engineer
4 weeks ago
Cupertino, California, United States ETCHED LLC Full timeAbout EtchedEtched is a pioneering company in the field of AI chip design, specializing in creating model-specific hardware that enables the development of innovative products. Our mission is to empower businesses to build cutting-edge AI solutions that were previously impossible with traditional GPUs.Job DescriptionWe are seeking an exceptional Principal...
-
Physical Design Engineer
4 weeks ago
Cupertino, California, United States Amazon Full timeAbout the RoleWe are seeking a highly skilled Physical Design Engineer to join our team at Amazon. As a member of our Cloud-Scale Machine Learning Acceleration team, you will be responsible for designing and optimizing hardware in our data centers, including AWS Inferentia and Trainium Systems.As a Physical Design Engineer, you will work closely with...
-
Senior ASIC Verification Engineer
4 weeks ago
Cupertino, California, United States ETCHED LLC Full timeJob DescriptionEtched LLC is seeking a highly motivated Principal Verification Engineer to join our team. This role will report to the VP of Hardware Engineering.Responsibilities:Ensure shippable first silicon for Etched's first ASIC.Develop test benches for blocks and IP.Requirements:At least 8 years of relevant experience developing scalable test...
-
Principal Design Verification Engineer
4 weeks ago
Cupertino, California, United States ETCHED LLC Full timeAbout EtchedEtched is a cutting-edge company that specializes in building AI chips tailored to individual model architectures. Our first product, Sohu, boasts an order of magnitude more throughput and lower latency than a B200. With Etched ASICs, you can develop products that would be impossible with GPUs, such as real-time video generation models and...
-
Senior ASIC Verification Engineer
4 weeks ago
Cupertino, California, United States Apple Full timeJob Title: Design Verification LeadJoin Apple's Custom Silicon Management Group and take on a challenging role as a Design Verification Lead. As a key member of our team, you will be responsible for leading the design verification front for vendor silicon, working closely with internal and external teams to review specifications, improve DV plans and...
-
Timing Design Engineer
4 weeks ago
Cupertino, California, United States Apple Full timeJob SummaryCupertino, California, United StatesHardwareAt Apple, we are looking for a talented Timing Design Engineer to join our team. As a member of our multifaceted group, you will have the opportunity to craft upcoming products that will delight and encourage millions of Apple's customers every day. In this role, you will be at the center of a PHY design...
-
AI Chip Design Engineer
6 days ago
Cupertino, California, United States Ethan Alexander Group Full timeJob DescriptionEthan Alexander Group is seeking a highly skilled RTL Design Engineer to develop and implement design verification strategies for our ASIC designs.This role requires expertise in high-speed digital logic, proficiency in standard RTL design and synthesis tools, and familiarity with verification work and writing test benches.Key responsibilities...
-
Cupertino, California, United States Apple Full timeJob SummaryWe are seeking a highly skilled CAD Engineer to join our team at Apple. As a CAD Engineer, you will be responsible for developing, maintaining, and enhancing logic equivalence checking flows.Key Responsibilities:Develop and maintain CAD applications for logical equivalenceSupport frontend design closure, ECO verification, and flow signoffTriage...