Current jobs related to Senior ASIC Design Engineer - Santa Clara, California - Apple

  • Senior ASIC Physical Design Engineer

    3 weeks ago

    Santa Clara, California, United States IBA InfoTech Full time

    Job Title: Senior ASIC Physical Design EngineerWe at IBA InfoTech are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team.Job Summary:As a Senior ASIC Physical Design Engineer, you will be responsible for designing and implementing high-speed ASICs using advanced physical design techniques. You will work closely with our team of...

  • Senior ASIC Physical Design Engineer

    3 weeks ago

    Santa Clara, California, United States IBA InfoTech Full time

    Job Title: Senior ASIC Physical Design Engineer Job Description: We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at IBA InfoTech. As a key member of our design team, you will be responsible for designing and implementing complex ASICs using advanced EDA tools. Responsibilities: * Design and implement high-performance...

  • Senior ASIC Digital Design Engineer

    2 weeks ago

    Santa Clara, California, United States Qualcomm Full time

    Job SummaryQualcomm is seeking a highly skilled Senior ASIC Digital Design Engineer to join our team. As a key member of our Engineering Group, you will be responsible for defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP (block/SoC) development for high-performance, high-quality, low-power products.Key...

  • Senior ASIC Design Engineer

    2 weeks ago

    Santa Clara, California, United States Qualcomm Full time

    Job SummaryWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Qualcomm. As a key member of our Integrated Wireless Technology team, you will be responsible for designing and developing advanced wireless technologies for the mobile, networking, computing, and consumer electronics markets.Key Responsibilities:Design and develop low...

  • Senior ASIC Design Verification Engineer

    3 weeks ago

    Santa Clara, California, United States Qualcomm Full time

    Job Title: Senior ASIC Design Verification EngineerQualcomm is seeking a highly skilled Senior ASIC Design Verification Engineer to join our team. As a key member of our engineering group, you will be responsible for verifying our MAC Sub-System and ensuring the highest quality deliverables.Key Responsibilities:Ownership of DV test bench and other associated...

  • Senior ASIC Design Engineer

    3 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    About the RoleWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at NVIDIA. As a key member of our GPU Design team, you will be responsible for implementing, documenting, and delivering high-performance, area, and power-efficient RTL to achieve design targets and specifications.Key ResponsibilitiesImplement and deliver...

  • Senior ASIC Physical Design Engineer

    2 weeks ago

    Santa Clara, California, United States Capgemini Full time

    Job Title: Senior ASIC Physical Design EngineerJob Summary:Capgemini is seeking a highly skilled Senior ASIC Physical Design Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and implementing high-performance ASICs using cutting-edge technologies. Key Responsibilities:Design and implement...

  • Senior ASIC Floorplan Design Engineer

    4 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    Job Title: Senior ASIC Floorplan Design EngineerNVIDIA is seeking a highly skilled Senior ASIC Floorplan Design Engineer to join our team. As a key member of our design team, you will be responsible for designing and implementing the world's leading SoC's and GPU's.Key Responsibilities:Develop and optimize floorplans during early chip developmentDrive the...

  • Senior ASIC Physical Design Engineer

    3 weeks ago

    Santa Clara, California, United States Capgemini Engineering Full time

    Job Title: Senior ASIC Physical Design EngineerJob Summary:We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for designing and implementing complex ASICs using cutting-edge technologies and tools.Key Responsibilities:Design and implement...

  • Senior ASIC Design Engineer

    3 weeks ago

    Santa Clara, California, United States Nvidia Full time

    Unlock the Power of High-Frequency ClocksNVIDIA is seeking a talented Senior ASIC Design Engineer to join our team of innovators. As a key member of our Clocks team, you will collaborate with architects, ASIC designers, and verification engineers to design high-frequency clocks for our cutting-edge GPUs and CPUs.Key Responsibilities:Design and develop...

  • Senior ASIC Physical Design Engineer

    3 weeks ago

    Santa Clara, California, United States Capgemini Full time

    Job Title: Senior ASIC Physical Design EngineerCapgemini is seeking a highly skilled Senior ASIC Physical Design Engineer to join our team. As a key member of our engineering team, you will be responsible for designing and implementing advanced ASICs for various industries.Key Responsibilities:Design and implement high-frequency ASICs with complex designs...

  • Digital ASIC Design Engineer

    4 weeks ago

    Santa Clara, California, United States Qualcomm Full time

    Job SummaryWe are seeking a highly skilled Digital ASIC Design Engineer to join our team at Qualcomm. As a key member of our Engineering Group, you will be responsible for defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP (block/SoC) development for high-performance, high-quality, low-power products.Key...

  • Senior ASIC Design Engineer

    2 months ago

    Santa Clara, California, United States Apple Full time

    About the RoleWe are seeking a highly skilled ASIC Design Engineer to join our team at Apple. As a key member of our SoC Design team, you will be responsible for designing and developing high-performance on-chip interconnects for our next-generation SOC's.Key ResponsibilitiesAnalyze architectural requirements and define scalable interconnect componentsDesign...

  • Senior ASIC Design Engineer

    2 months ago

    Santa Clara, California, United States Apple Full time

    About the RoleWe are seeking a highly skilled ASIC Design Engineer to join our team at Apple. As a key member of our SoC Design team, you will be responsible for designing and developing high-performance on-chip interconnects for our next-generation SOC's.Key ResponsibilitiesAnalyze architectural requirements and define scalable interconnect componentsDesign...

  • ASIC Design Engineer

    1 month ago

    Santa Clara, California, United States Apple Full time

    Job Title: ASIC Design EngineerAt Apple, we're looking for a skilled ASIC Design Engineer to join our team. As an ASIC Design Engineer, you will be responsible for designing and developing complex digital circuits and systems-on-chip (SoCs) for our cutting-edge products.Key Responsibilities:Design and develop high-performance digital circuits and SoCs using...

  • Senior ASIC Design Engineer

    2 weeks ago

    Santa Clara, California, United States Astera Labs Full time

    Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure.Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that is...

  • Senior ASIC Physical Design Engineer

    1 week ago

    Santa Clara, California, United States Capgemini Engineering Full time

    Job Title: Senior ASIC Physical Design EngineerJob Summary: We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at Capgemini Engineering. As a key member of our design team, you will be responsible for the implementation of complex ASICs, focusing on high frequency block timing closure and physical verification. Key...

  • Senior ASIC Verification Engineer

    1 month ago

    Santa Clara, California, United States Nvidia Full time

    Job Title: Senior ASIC Verification EngineerWe are seeking a highly skilled Senior ASIC Verification Engineer to join our GPU memory subsystem team at NVIDIA. As a key member of our team, you will be responsible for the pre-silicon verification of our ASIC design, architecture, and golden models.Key Responsibilities:Develop and execute verification...

  • Senior ASIC Power Design Engineer

    4 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    Job SummaryNVIDIA is seeking a highly skilled Senior ASIC Power Engineer to join our team. As a key member of our GPU ASIC team, you will be responsible for designing and developing innovative hardware accelerators and processors for our next-generation mobile, embedded, and datacenter platforms.Key ResponsibilitiesDevelop and implement cutting-edge HW, GPU,...

  • Senior ASIC Physical Design Engineer

    3 weeks ago

    Santa Clara, California, United States NVIDIA Full time

    Job Title: Senior ASIC Physical Design Engineer, NetlistingNVIDIA is a leader in AI computing, and we're looking for a motivated ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team.Job Summary:We're seeking a highly skilled ASIC Physical Design Engineer, Netlisting to drive the physical design of high-frequency and low-power CPUs,...

Senior ASIC Design Engineer

2 months ago

Santa Clara, California, United States Apple Full time
About the Role

We are seeking a highly skilled ASIC Design Engineer to join our team at Apple. As a key member of our memory systems team, you will be responsible for designing and developing high-performance cache architectures that meet the demanding requirements of our mobile processing systems.

Key Responsibilities
  • Participate in the development of cache microarchitectures from specifications and model analysis
  • Explore architecture trade-offs in system performance, area, and power consumption with the performance analysis team
  • Develop and debug RTL designs of different sections of the cache
  • Work with the physical design team to close timing of the cache
Requirements
  • Development of memory systems
  • Experience in RTL/micro-architecture definition
  • Experience in PPA (performance/power/area) analysis
  • Knowledge of coherent memory systems or interconnect architectures
  • Strong cache design background, including good understanding of different memory organizations and trade-offs
  • Knowledge of memory subsystems and dram controllers
  • Hands-on experience with multi-processor cache coherence protocols
Education and Experience

Bachelor's Degree + 10 years of experience

What We Offer

At Apple, we offer a comprehensive compensation package, including base pay, discretionary bonuses, and commission payments. Our employees also have the opportunity to become Apple shareholders through our discretionary employee stock programs. Additionally, we offer a range of benefits, including comprehensive medical and dental coverage, retirement benefits, and reimbursement for certain educational expenses.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.