ASIC Engineer, Implementation
1 week ago
Summary: Meta is hiring ASIC Frontend Implementation Engineers within our Infrastructure organization. We are looking for individuals with experience in front-end implementation from RTL to netlist, including RTL Lint, CDC analysis, timing constraints, synthesis to build efficient System on Chip (SoC) and IP for data center applications. Required Skills: ASIC Engineer, Implementation Responsibilities: Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power. Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them. Perform Power Estimation at RTL and Gate Level and identify power reduction opportunities. Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic Equivalency failures. Perform RTL Lint and work with the Designers to create waivers. Perform RTL DFT Analysis and improve the DFT coverage for Stuck-at faults. Perform Flat and Hierarchical Clock Domain Crossing and work with the designers to analyze the complex clock domain crossings and sign off the CDC. Perform Flat and Hierarchical Reset Domain crossing Checks. Understand the Reset-Architecture by working with Design and FW teams and develop reset groups and the corresponding reset sequence for RDC. Develop Timing Constraints for RTL-Synthesis and PrimeTime-STA for the blocks and the top-level including SOC. Analyze the inter-block timing and come up with IO budgets for the various partition blocks. Develop Power Intent Specification in UPF for the multi-Vdd designs. Developing Automation scripts and Methodology for all FE-tools including (Lint, CDC, RDC, Synthesis, STA, Power). Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with the handoff tasks. Interact with Physical Design Engineers and provide them with timing/congestion feedback. Minimum Qualifications: Minimum Qualifications: Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Experience with RTL Synthesis and design optimization for Power, Performance, Area. Knowledge of front-end and back-end ASIC tools. Experience with RTL design using SystemVerilog or other HDL. Experience managing multiple design releases and working with cross functional teams to support and debug timing, area, power issues. Experience with EDA tools and scripting languages (Python, TCL) used to build tools and flows for complex environments. Experience with communicating across functional internal teams and vendors. Preferred Qualifications: Preferred Qualifications: Knowledge of Clock Domain Crossing, Reset Domain Crossing, LEC. 5+ years of experience in Design Integration and Front-End Implementation. Synthesis Background, Timing Constraints Development, Floorplanning and STA. Experience Knowledge of RTL coding using Verilog/System Verilog. Knowledge of Timing/physical libraries, SRAM Memories. Experience with Power, Performance, Area Analysis and techniques for reducing power. Knowledge of Low power design. Experience with Design Compiler, Spyglass, PrimeTime, Formality or equivalent tools. Scripting and programming experience using Perl/Python, TCL, and Make. Public Compensation: $142,000/year to $203,000/year + bonus + equity + benefits Industry: Internet Equal Opportunity: Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment. Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@fb.com.
-
ASIC Engineer
2 weeks ago
Sunnyvale, United States Juniper Networks, Inc Full timeWant to be a part of a fast-paced team responsible for delivering high-speed ASICs for large, complex systems? Our team at Silicon Systems Technology Group (SST) is seeking ASIC Verification Engineers to verify the next generation of ASICs for new core routers, switches, and firewalls. We are looking to hire sharp individuals with excellent communication,...
-
ASIC Packaging Engineer
1 week ago
Sunnyvale, United States META Full timeSummary: Meta is looking for an experienced ASIC Packaging Engineer, Mechanical/Thermal modeling focus for its ASIC packaging team to support the development of custom Silicon for Infrastructure as well as to develop packaging solutions that are optimal for our ASIC roadmap. We are building a competency in Packaging technology to support the development of...
-
ASIC Engineer, Infra Silicon Enablement
1 week ago
Sunnyvale, United States META Full timeSummary: Meta is hiring ASIC Engineers within the Infrastructure organization. We are looking for individuals with experience in the entire Silicon Lifecycle to build and scale silicon for data center applications.As an ASIC Engineer in the Silicon Lifecycle Engineering team, you will be part of a dynamic team working with the best in the industry, focused...
-
Sr ASIC Engineer
2 weeks ago
Sunnyvale, United States Juniper Networks, Inc Full timeWant to be a part of a fast-paced team responsible for delivering high-speed ASICs for large, complex systems? Our team at Silicon Systems Technology Group (SST) is seeking ASIC Verification Engineers to verify the next generation of ASICs for new core routers, switches, and firewalls. We are looking to hire sharp individuals with excellent communication,...
-
ASIC Digital Design Staff Engineer
4 weeks ago
Sunnyvale, United States Synopsys, Inc. Full timeASIC Security Digital Design EngineerFor the Security IP team in Eindhoven, we are looking for a hardware design engineer who will develop new hardware IP cores and subsystems to extend the portfolio for Security IP. In this role you would:Architecture, design and implementation of digital hardware Security IP cores and complex subsystems in RTLIn...
-
Senior ASIC Design Verification Engineer
1 week ago
Sunnyvale, California, United States Juniper Networks, Inc Full timeJuniper Networks, Inc. is seeking a talented Senior ASIC Design Verification Engineer to join our team at Silicon Systems Technology Group (SST). This role involves verifying the next generation of ASICs for large, complex systems.About the RoleWe are looking for an experienced engineer with excellent communication, problem-solving, and leadership skills. As...
-
ASIC/RTL/SOC Design Engineer
2 months ago
sunnyvale, United States Wipro Full timeJob Title: ASIC/RTL/SOC Design EngineerDuration: Full TimeLocation: Sunnyvale, CA Description :Logic design /micro-architecture / RTL coding is a must.Expertise in Verilog & System Verilog is a must.Experience in Synthesis / Understanding of timing concepts for ASIC is required.Static checking tools like Lint, CDC, RDC, Spyglass DFT etc experience...
-
ASIC/RTL/SOC Design Engineer
2 months ago
sunnyvale, United States Wipro Full timeJob Title: ASIC/RTL/SOC Design EngineerDuration: Full TimeLocation: Sunnyvale, CA Description :Logic design /micro-architecture / RTL coding is a must.Expertise in Verilog & System Verilog is a must.Experience in Synthesis / Understanding of timing concepts for ASIC is required.Static checking tools like Lint, CDC, RDC, Spyglass DFT etc experience...
-
ASIC/RTL/SOC Design Engineer
6 months ago
Sunnyvale, United States Wipro Full timeJob Title: ASIC/RTL/SOC Design EngineerDuration: Full TimeLocation: Sunnyvale, CA Description :Logic design /micro-architecture / RTL coding is a must.Expertise in Verilog & System Verilog is a must.Experience in Synthesis / Understanding of timing concepts for ASIC is required.Static checking tools like Lint, CDC, RDC, Spyglass DFT etc experience...
-
Sunnyvale, United States Synopsys Full timeASIC Digital Verification Engineer, Architect/Director We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon...
-
Sr RTL ASIC Design lead
1 week ago
Sunnyvale, United States Innova Full timeAn Innova Solutions Client is immediately hiring for a RTL ASIC Design Engineer Position type: Full TimeLocation:Sunnyvale, CA (Remote) As a RTL ASIC Design Engineer,
-
ASIC Digital Design, Staff Engineer
3 weeks ago
Sunnyvale, United States Synopsys, Inc. Full timeThe “R&D Professional” team has a broad understanding in mixed-signal design, implementation, firmware, and verification. The team has experience in both back-end and front-end ASIC development flows with a mandate to provide targeted support to mixed-signal High-Bandwidth Memory (HBM) and DDRPHY IP customers. We are looking for a candidate to join the...
-
Senior ASIC Verification Engineer Lead
1 week ago
Sunnyvale, California, United States Sql Pager LLC Full timeJob Responsibilities• Develop and lead ASIC verification efforts for our automotive and data center AI computing architecture.• Participate in architecture definition, modeling, and micro-architecture review.• Create the verification and emulation environment, chip and block level test plans, post-silicon bring-up scripts, and plans.• Collaborate...
-
Sunnyvale, California, United States Juniper Networks, Inc Full timeJob DescriptionWe are seeking a highly skilled ASIC Verification Engineer to join our team at Juniper Networks, Inc.About the RoleThis is an exciting opportunity for a motivated and detail-oriented individual to work on the verification of high-speed ASICs. As an ASIC Verification Engineer, you will be responsible for designing and developing verification...
-
ASIC Digital Design/Emulation, Staff Engineer
2 weeks ago
Sunnyvale, United States Synopsys, Inc. Full timeWe Are:At Synopsys, we drive innovations that shape our lives. Our technology powers the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, enabling high-performance silicon chips and software content. Join us to transform the future through continuous innovation.You Are:We...
-
Sunnyvale, California, United States Volt Full timeAbout the JobAt Volt, we're seeking a skilled RTL ASIC Design Lead to join our team in Sunnyvale, CA. This is a full-time opportunity that offers a competitive salary and excellent benefits.Job SummaryWe're looking for an experienced professional to lead our RTL ASIC design team. As a key member of our team, you'll be responsible for designing and developing...
-
Senior Digital Design Engineer
1 week ago
Sunnyvale, California, United States Synopsys, Inc. Full timeWe are seeking a highly experienced digital design engineer to join our team at Synopsys, Inc. This role requires a deep understanding of advanced ASIC development, including high-speed serializer and data recovery circuits. Your extensive experience in hardware emulation on FPGA platforms, prototyping, and validating systems for SerDes PHY will enable our...
-
ASIC Engineer, Design Verification
3 months ago
sunnyvale, United States L&T Technology Services Full timeResponsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...
-
ASIC Engineer, Design Verification
4 months ago
Sunnyvale, United States L&T Technology Services Full timeResponsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...
-
ASIC Engineer, Design Verification
2 months ago
sunnyvale, United States L&T Technology Services Full timeResponsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...
