![SpaceX](https://media.trabajo.org/img/noimg.jpg)
Sr. SOC/ASIC Full Chip Physical Design Engineer
4 weeks ago
SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.
SR. SOC/ASIC FULL CHIP PHYSICAL DESIGN ENGINEER(SILICON ENGINEERING)
At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to 1.5M+ users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We’ve only begun to scratch the surface of Starlink’s potential global impact and are looking for best-in-class engineers to help maximize Starlink’s utility for communities and businesses around the globe.
We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting-edge next-generation ASICs for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network.
RESPONSIBILITIES:
- Perform SOC top level physical design; floor-planning, I/O, bump & RDL (redistribution layer) planning, hard IP integration, partitioning, power/ground grid generation, pin assignment, partition hardening, chip level clock, feedthrough, special interface, and interconnect planning, bus routing, sequential pipeline planning and top level design for testability (DFT) planning
- Collaborate with chip architects, ASIC engineers, package engineers and block level physical design engineers to drive, chip floorplan reviews and identify area, interconnect, IP integration, and floorplan improvement opportunities
- Perform chip timing budgeting and constraint pushdown to partition owners
- Work with static timing analysis, physical verification, electromigration/voltage drop, noise and other signoff teams to achieve closure and tapeout on time
- Run physical verification at chip level and provide feedback and guidance to block level physical design engineers to fix design rule check/layout versus schematic/antenna/electrical rule check/design for manufacturing violations
- Develop/modify design flows as needed to meet the overall design quality of results and chip integration requirements
BASIC QUALIFICATIONS:
- Bachelor’s degree in electrical engineering, computer engineering or computer science
- 5+ years of ASIC top level tapeout and/or physical design flow development experience
PREFERRED SKILLS AND EXPERIENCE:
- Experience and deep understanding of SOC top level physical design flows (floor-planning, I/O, bump & RDL planning, hard IP integration, partitioning, power/ground grid generation, pin assignment, DFT, partition hardening, special clock handling, feedthrough flows, special interface/interconnect planning and implementation)
- Experience in IP integration (e.g. memories, I/O’s, analog IPs, SerDes, DDR etc.)
- In-depth knowledge of industry standard EDA tools, understand their capabilities and underlying algorithms
- Experience with large SOC designs (>10M gates) with frequencies in excess of 1GHZ
- Strong knowledge of deep sub-micron FinFET technology nodes (7nm and below) design problems and solutions (leakage power, signal integrity, etc.) multi-corner and multimode timing closure, process variations, physical verification methodology and tapeout
- Familiar with implementation or integration of design blocks using Verilog/System Verilog
- Experience with clock domain crossings, DFT/Scan/MBIST/LBIST/JTAG/Boundary-scan testing and understanding impacts on physical design flow
- Experience with high reliability design and implementations
- Excellent scripting skills (csh/bash, Perl, Python TCL, Makefile etc.)
- Self-driven individual with a can-do attitude, and an ability to work in a dynamic group environment
ADDITIONAL REQUIREMENTS:
- Must be willing to travel when needed (typically
-
Sr. SOC Physical Design STA
1 month ago
Irvine, United States SpaceX Full timeSpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC PHYSICAL DESIGN STA/TIMING ENGINEER (SILICON ENGINEERING) At SpaceX...
-
Sr. SOC Physical Design STA
2 weeks ago
Irvine, United States SpaceX Full timeSpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC PHYSICAL DESIGN STA/TIMING ENGINEER (SILICON ENGINEERING) At SpaceX...
-
Sr. SOC/ASIC Physical Design Engineer
4 weeks ago
Irvine, United States Space Exploration Technologies Corporation Full timeSR. SOC/ ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX were leveraging our experience in building rockets and spacecraft to deploy Starlink, the worlds most advanced broadband internet system. Starlink is the worlds largest satelli Engineer, Design Engineer, Design, Physical, Product Engineer, Technology, Business Services
-
Principal ASIC Engineer
1 month ago
Irvine, United States SpaceX Full timeSpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. PRINCIPAL ASIC ENGINEER (STARLINK) At SpaceX we’re leveraging our experience...
-
Principal ASIC Engineer
2 weeks ago
Irvine, United States SpaceX Full timeSpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. PRINCIPAL ASIC ENGINEER (STARLINK) At SpaceX we’re leveraging our experience...
-
Vice President of ASIC Engineering
3 weeks ago
Irvine, United States MaxLinear Full timeResponsibilities: MaxLinear is seeking a high energy and experienced Vice President of ASIC Engineering. In this role, you will lead a world-class global ASIC Engineering team in charge of developing and productizing next generation SoCs. Lead worldwide ASIC organization, building and scaling to meet evolving business needs while inspiring, recruiting, and...
-
Vice President of ASIC Engineering
2 weeks ago
Irvine, United States MaxLinear Full timeResponsibilities: MaxLinear is seeking a high energy and experienced Vice President of ASIC Engineering. In this role, you will lead a world-class global ASIC Engineering team in charge of developing and productizing next generation SoCs. Lead worldwide ASIC organization, building and scaling to meet evolving business needs while inspiring, recruiting, and...
-
SoC Verification Engineer
2 weeks ago
Irvine, United States Syntiant Full timeAbout Syntiant Backed by some of the world's leading tech companies, including Amazon, Applied Materials, Bosch, Intel Capital, and Microsoft and Motorola, Syntiant's ultra-low-power, high-performance, deep neural network processors are making AI at the edge possible. Founded in 2017 and led by a veteran management team of accomplished tech executives,...
-
SoC Verification Engineer
3 weeks ago
Irvine, United States Syntiant Full timeAbout Syntiant Backed by some of the worlds leading tech companies, including Amazon, Applied Materials, Bosch, Intel Capital, and Microsoft and Motorola, Syntiants ultra-low-power, high-performance, deep neural network processors are making AI at the edge possible. Founded in 2017 and led by a veteran management team of accomplished tech executives,...
-
SoC Verification Engineer
3 weeks ago
Irvine, United States Syntiant Full timeAbout Syntiant Backed by some of the world’s leading tech companies, including Amazon, Applied Materials, Bosch, Intel Capital, and Microsoft and Motorola, Syntiant’s ultra-low-power, high-performance, deep neural network processors are making AI at the edge possible. Founded in 2017 and led by a veteran management team of accomplished tech executives,...
-
SoC Verification Engineer
3 weeks ago
Irvine, United States Syntiant Corp. Full timeAbout SyntiantBacked by some of the world's leading tech companies, including Amazon, Applied Materials, Bosch, Intel Capital, and Microsoft and Motorola, Syntiant's ultra-low-power, high-performance, deep neural network processors are making AI at the edge possible.Founded in 2017 and led by a veteran management team of accomplished tech executives,...
-
SoC Verification Engineer
2 weeks ago
Irvine, United States Syntiant Full timeAbout Syntiant Backed by some of the world’s leading tech companies, including Amazon, Applied Materials, Bosch, Intel Capital, and Microsoft and Motorola, Syntiant’s ultra-low-power, high-performance, deep neural network processors are making AI at the edge possible. Founded in 2017 and led by a veteran management team of accomplished tech executives,...
-
SoC Verification Engineer
12 hours ago
Irvine, United States Syntiant Full timeAbout Syntiant Backed by some of the world's leading tech companies, including Amazon, Applied Materials, Bosch, Intel Capital, and Microsoft and Motorola, Syntiant's ultra-low-power, high-performance, deep neural network processors are making AI at the edge possible. Founded in 2017 and led by a veteran management team of accomplished tech executives,...
-
Physical Design Manager
1 week ago
Irvine, United States MaxLinear, Inc. Full time**Responsibilities**: MaxLinear is seeking a Physical Design Manager to join our growing team. In this role, you will focus on the following: - Build and manage Physical design team - Execute yearly appraisal of the team members - Lead the Physical design team’s execution through synthesis, physical design, timing closure, physical verification and power...
-
Senior Program Manager
4 weeks ago
Irvine, United States SOC Full timeSenior Program Manager for a contract to hire opportunity with SOC's Client in Irvine, CA SOC is seeking a Security Services Manager. The contract is a comprehensive IT infrastructure initiative which aims to significantly improve the manner in which the Clients IT systems are operated, supported, and controlled. The Security Services Manager position is...
-
Senior Program Manager
2 weeks ago
Irvine, United States SOC Full timeSenior Program Manager for a contract to hire opportunity with SOC's Client in Irvine, CA SOC is seeking a Security Services Manager. The contract is a comprehensive IT infrastructure initiative which aims to significantly improve the manner in which the Clients IT systems are operated, supported, and controlled. The Security Services Manager position is...
-
Staff Engineer, FPGA System Design
2 months ago
Irvine, United States INNOPHASE Full timeAbout InnoPhase, Inc.INNOPHASE is a rapidly growing pre-IPO communications semiconductor company with headquarters in San Diego, CA, and advanced design centers in Irvine, CA, San Jose, CA, and Bangalore, India. We are pioneering a revolutionary 5G platform that will transform cellular network deployments. Utilizing our breakthrough, patented, wireless...
-
Staff Engineer, FPGA System Design
2 months ago
Irvine, United States InnoPhase Full timeJob DescriptionJob DescriptionAbout InnoPhase, Inc.INNOPHASE is a rapidly growing pre-IPO communications semiconductor company with headquarters in San Diego, CA, and advanced design centers in Irvine, CA, San Jose, CA, and Bangalore, India. We are pioneering a revolutionary 5G platform that will transform cellular network deployments. Utilizing our...
-
Staff Engineer, FPGA System Design
1 month ago
Irvine, United States InnoPhase Full timeJob DescriptionJob DescriptionAbout InnoPhase, Inc.INNOPHASE is a rapidly growing pre-IPO communications semiconductor company with headquarters in San Diego, CA, and advanced design centers in Irvine, CA, San Jose, CA, and Bangalore, India. We are pioneering a revolutionary 5G platform that will transform cellular network deployments. Utilizing our...
-
#22489 Sr. Wire-Harness Librarian Specialist
3 weeks ago
Irvine, United States Blue Chip Talent Full timeBlue Chip Talent is currently looking for a Sr. Wire Harness Specialist to work on site in Irvine CA. Candidates must have a strong background in Catia v5/v6 and MentorGraphics. Need someone with 5+ years of experience in Harness design.All candidates must be on our w2 with no exceptions.No 3rd party vendors or C2C is allowed for this role.Electrical –...