Current jobs related to Principal ASIC Engineer - Irvine - SpaceX

  • Principal Engineer

    4 hours ago

    Irvine, California, United States Western Digital Full time

    Job Title: Principal Engineer - ASIC ValidationWe are seeking a highly skilled Principal Engineer to join our HDD ASIC Validation Team. As a key member of our team, you will be responsible for electrical testing and characterization of high-speed IP integrated with digital ASIC logic.Key Responsibilities:Implement tests using host emulators/exercisers, bus...

  • Principal ASIC Lead

    4 days ago

    Irvine, California, United States SpaceX Full time

    SpaceX is a pioneering space technology company that is revolutionizing the way we explore and understand the universe. We are seeking a highly skilled and experienced Principal ASIC Lead to join our team and contribute to the development of cutting-edge technologies that will enable human life on Mars. **Job Summary:** We are looking for a seasoned ASIC...

  • Senior ASIC Design Engineer

    5 days ago

    Irvine, California, United States SpaceX Full time

    Senior ASIC Design EngineerAt SpaceX, we're pushing the boundaries of innovation and exploration. As a Senior ASIC Design Engineer, you'll play a critical role in developing the cutting-edge technologies that will take us to the stars.Responsibilities:Design, implement, and verify complex products using FPGAs and/or ASICs.Participate in micro-architecture...

  • Senior ASIC Physical Design Engineer

    4 days ago

    Irvine, California, United States SpaceX Full time

    Job Title: Sr. SOC/ASIC Physical Design EngineerAt SpaceX, we're pushing the boundaries of innovation and technology to make humanity a multi-planetary species. As a Sr. SOC/ASIC Physical Design Engineer, you'll play a critical role in developing cutting-edge silicon solutions for our Starlink satellite constellation and other space-related...

  • Senior ASIC Timing Signoff Engineer

    5 days ago

    Irvine, California, United States SpaceX Full time

    Job Title: Sr. SOC/ASIC Timing Signoff & Front-End Implementation EngineerAt SpaceX, we're pushing the boundaries of innovation and technology to make humanity a multi-planetary species. As a Sr. SOC/ASIC Timing Signoff & Front-End Implementation Engineer, you will play a critical role in developing cutting-edge ASICs for deployment in space and ground...

  • Senior ASIC Physical Design Methodology/CAD Engineer

    3 days ago

    Irvine, California, United States SpaceX Full time

    Job Title: Senior ASIC Physical Design Methodology/CAD EngineerAt SpaceX, we're pushing the boundaries of innovation and technology to make humanity a multi-planetary species. As a Senior ASIC Physical Design Methodology/CAD Engineer, you'll play a critical role in developing cutting-edge ASICs for our Starlink satellite constellation and other space-based...

  • Cellular ASIC Design Integration Engineer

    8 hours ago

    Irvine, California, United States Apple Full time

    Job SummaryWe are seeking a highly skilled Cellular ASIC Design Integration Engineer to join our dynamic team at Apple. As a key member of our Cellular group, you will be responsible for ensuring the seamless integration of cellular technology into our products and services.Key ResponsibilitiesContribute to the definition, architecture, and design of...

  • Senior SoC/ASIC Physical Design Engineer

    2 months ago

    Irvine, United States Xcelerium Full time

    About Xcelerium:Xceleirum is a fabless semiconductor company developing advanced edge processors that bring AI processing to high-bandwidth sensors and wireless devices, unlocking hidden insights from every RF signal.Working at Xcelerium will provide an opportunity to work on a complex development from the ground up and become familiar with cutting edge...

  • Senior SoC/ASIC Physical Design Engineer

    2 months ago

    Irvine, United States Xcelerium Full time

    About Xcelerium:Xceleirum is a fabless semiconductor company developing advanced edge processors that bring AI processing to high-bandwidth sensors and wireless devices, unlocking hidden insights from every RF signal.Working at Xcelerium will provide an opportunity to work on a complex development from the ground up and become familiar with cutting edge...

  • Cellular ASIC Design Integration Engineer

    1 week ago

    Irvine, California, United States Apple Full time

    About the RoleWe are seeking a highly skilled and experienced ASIC Design Integration Engineer to join our dynamic Cellular group at Apple. As a key member of our team, you will be responsible for ensuring the seamless integration of cellular subsystems into our products and services.Key ResponsibilitiesContribute to the definition, architecture, design, and...

  • Senior ASIC Physical Design Engineer

    5 days ago

    Irvine, California, United States SpaceX Full time

    About the RoleWe are seeking a highly skilled Physical Design Engineer to join our team at SpaceX. As a key member of our Silicon Engineering group, you will be responsible for developing cutting-edge next-generation silicon for deployment in space and ground infrastructures around the globe.ResponsibilitiesPerform partition synthesis and physical...

  • Senior ASIC Design Engineer for DDR IP

    3 days ago

    Irvine, California, United States SpaceX Full time

    {"Responsibilities": "As a Senior ASIC Design Engineer for DDR IP at SpaceX, you will be responsible for the development and integration of high-quality Memory Controller IP for our SoC designs. This includes triaging release/integration issues, addressing IP defects, and collaborating with cross-disciplinary teams to develop high-performance Memory...

  • Cellular ASIC Design Integration Specialist

    3 days ago

    Irvine, California, United States Apple Full time

    About the RoleWe're seeking a highly skilled Cellular ASIC Design Integration Engineer to join our dynamic team at Apple. As a key member of our Cellular group, you'll play a critical role in ensuring the seamless integration of cellular technologies into our products and services.Key ResponsibilitiesContribute to the definition, architecture, design, and...

  • Cellular ASIC Design Integration Specialist

    6 days ago

    Irvine, California, United States Apple Full time

    About the RoleWe're seeking a highly skilled Cellular ASIC Design Integration Engineer to join our dynamic team at Apple. As a key member of our Cellular group, you'll play a critical role in ensuring the seamless integration of cellular technology into our products and services.Key ResponsibilitiesContribute to the definition, architecture, design, and...

  • Cellular ASIC Design Integration Specialist

    1 day ago

    Irvine, California, United States Apple Full time

    Job SummaryWe are seeking a highly skilled Cellular ASIC Design Integration Engineer to join our dynamic team at Apple. As a key member of our Cellular group, you will be responsible for ensuring the seamless integration of cellular technology into our products and services.Key ResponsibilitiesContribute to the definition, architecture, and design of...

  • Senior Principal Engineer, HPC Operations

    3 weeks ago

    Irvine, California, United States Western Digital Full time

    Job OverviewCompany Overview:At Western Digital, we are driven by a vision to ignite global innovation and challenge the limits of technology, transforming the impossible into reality.As a company of innovators, we empower individuals to achieve remarkable feats through advanced technology. For decades, our contributions have been pivotal, including playing...

  • Cellular ASIC Design Integration Specialist

    2 days ago

    Irvine, California, United States Apple Full time

    About the RoleWe are seeking a highly skilled Cellular ASIC Design Integration Engineer to join our dynamic team at Apple. As a key member of our Cellular group, you will be responsible for ensuring the seamless integration of cellular technology into our products and services.Key ResponsibilitiesContribute to the definition, architecture, design, and...

  • Principal Civil Engineer

    3 weeks ago

    Irvine, United States City of Irvine California Full time

    Understanding that people are the foundation for success, the City of Irvine offers a workplace culture that embraces Humility, Innovation, Empathy, Passion, and Integrity. The Public Works & Sustainability Department is conducting an open recruitmen Civil Engineer, Civil, Principal, Engineer, Technical Engineer, Transportation

  • Principal Systems Engineer

    2 weeks ago

    Irvine, United States Bridgeway Partners, Inc. Full time

    Principal Systems EngineerJoin a forward-thinking team dedicated to advancing technology and delivering impactful solutions in the healthcare industry. The company is pioneering Diagnostic technology including the use of Machine Learning and AI.We are seeking a Principal Systems Engineer to provide technical leadership and ensure the successful development...

  • Principal Systems Engineer

    2 weeks ago

    Irvine, United States Bridgeway Partners, Inc. Full time

    Principal Systems EngineerJoin a forward-thinking team dedicated to advancing technology and delivering impactful solutions in the healthcare industry. The company is pioneering Diagnostic technology including the use of Machine Learning and AI.We are seeking a Principal Systems Engineer to provide technical leadership and ensure the successful development...

Principal ASIC Engineer

4 months ago

Irvine, United States SpaceX Full time

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.

PRINCIPAL ASIC ENGINEER (STARLINK)

At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We’ve only begun to scratch the surface of Starlink’s potential global impact and are looking for best-in-class engineers to help maximize Starlink’s utility for communities and businesses around the globe. 

We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting-edge next-generation ASICs for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network.   

RESPONSIBILITIES:

  • Develop/support automated block and full chip level advanced timing/noise signoff flows (with advanced and parametric on chip variation, and voltage drop aware STA)
  • Define block and full chip timing signoff criterion, methodology, constraints, modes and scenarios and close timing at multi-corner and multi-mode environments
  • Develop/support signoff STA timing/power optimization engineering change order flows and integrate them into physical design flow
  • Work with systems and architecture, SOC integration, verification, DFT, mixed signal, IP owners, synthesis, and place/route teams to address the design challenges in the context of timing sign-off
  • Generate block timing begets, clock and I/O context files
  • Debug and drive fixing of constraint correlation issues between top and block level
  • Develop clock network simulation and jitter analysis methodologies
  • Drive custom IP integration, custom timing check flow enablement and closure until tapeout
  • Guide full chip team to plan and build reference/special clock trees for minimal jitter and insertion delay
  • Develop and run block/full chip level noise analysis flows and drive the noise/signal integrity closure with block and full chip engineers
  • Work with voltage drop, architecture, package teams to understand voltage drops, guard banding requirements, voltage and library selection for signoff STA and noise analysis

BASIC QUALIFICATIONS:

  • Bachelor’s degree in electrical engineering, computer engineering or computer science
  • 10+ years of experience working with ASICs

PREFERRED SKILLS AND EXPERIENCE:

  • Full chip and block level STA tapeout experience, constraint generation and partitioning
  • Knowledge of deep sub-micron FinFET technology nodes (7nm and below) timing challenges, multi-corner and multimode timing closure, process variations, voltage drop aware STA, and clock reconvergence pessimism removal
  • Experience in IP integration (e.g. memories, I/Os, Analog IPs, SerDes, DDR etc.)
  • Experience in industry standard STA and Noise/Signal integrity analysis tools
  • Experience in clock jitter simulation and analysis methodologies
  • Experience with clock domain crossings, DFT/Scan/MBIST/LBIST and understanding of their impact on physical design and timing closure
  • Deep understanding of ASIC synthesis and physical design flows and methodologies
  • Experience with high reliability design and implementations
  • Excellent scripting skills (csh/bash, Perl, Python, TCL, Makefile, etc.)
  • Familiar with implementation or integration of design blocks using Verilog/System Verilog
  • Self-driven individual with a can-do attitude, and an ability to work in a dynamic group environment

ADDITIONAL REQUIREMENTS:

  • Must be willing to travel when needed (typically