Current jobs related to Senior Design Verification Engineer - Santa Clara - Astera Labs


  • Santa Clara, California, United States Synapse Design Inc. Full time

    Job Title: Senior Design Verification EngineerAbout the Role:We are seeking a highly skilled Senior Design Verification Engineer to join our team at Synapse Design Inc. in Santa Clara, CA or remotely. As a key member of our engineering team, you will be responsible for leading the design verification process and ensuring the quality of our products.Key...


  • Santa Clara, California, United States Synapse Design Inc. Full time

    Job Title: Senior Design Verification EngineerAbout Synapse Design Inc.Synapse Design Inc. is a leading provider of innovative design solutions. We are seeking a highly skilled Senior Design Verification Engineer to join our team.Job Summary:We are looking for a seasoned Design Verification Engineer with a strong background in UVM, SystemVerilog, and...


  • Santa Clara, United States Synapse Design Inc. Full time

    Senior Design Verification EngineerSanta Clara CA/ Remote is fine5 Positions JOB DESCRIPTIONAt least 7+of experience in Design VerificationStrong UVM, SystemVerilog, VerilogScripting in Perl or Python programming skills.Good experience in protocols such as AMBA, AHB, AXI, PCI Express etc.


  • Santa Clara, United States Synapse Design Inc. Full time

    Senior Design Verification EngineerSanta Clara CA/ Remote is fine5 Positions JOB DESCRIPTIONAt least 7+of experience in Design VerificationStrong UVM, SystemVerilog, VerilogScripting in Perl or Python programming skills.Good experience in protocols such as AMBA, AHB, AXI, PCI Express etc.


  • Santa Clara, United States RF-Design Full time

    We are looking for an Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team...


  • Santa Clara, California, United States Futran Tech Solutions Pvt. Ltd. Full time

    Senior Design Verification EngineerFutran Tech Solutions Pvt. Ltd. is seeking a highly skilled Senior Design Verification Engineer to join our team.Key Responsibilities:Verification of PCIe, CXL, and UCIe protocolsDesign verification using System Verilog, VCS, and VerdiDebugging and critical questioningCollaboration with the team to provide suggestions and...


  • Santa Clara, California, United States Advanced Micro Devices, Inc Full time

    Job SummaryAdvanced Micro Devices, Inc. is seeking a highly skilled Senior Verification Engineer to join our Radeon Technologies Group. As a key member of our front-end design and integration team, you will play a critical role in bringing cutting-edge designs to life.Key ResponsibilitiesDevelop and execute verification plans to ensure first-pass silicon...


  • Santa Clara, United States QuEST Global Full time

    Senior Design Verification Engineer Experience Level: 7-20+ Years 4 Positions JOB DESCRIPTION 1- San Jose CA Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc. Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills. Good knowledge of EDA tools. Experience...


  • Santa Clara, California, United States NVIDIA Full time

    About the RoleWe're seeking a highly skilled Senior Digital Design Verification Engineer to join our team at NVIDIA. As a key member of our verification team, you'll play a critical role in ensuring the quality and reliability of our cutting-edge SerDes IPs.Key ResponsibilitiesVerify the design and implementation of our SerDes IPs using advanced verification...


  • Santa Clara, California, United States Astera Labs Full time

    About the RoleAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined...


  • Santa Clara, United States Quest Global Full time

    Senior Design Verification Engineer Experience Level: 7-20+ Years4 Positions JOB DESCRIPTION 1- San Jose CAKnowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc.Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills.Good knowledge of EDA tools. Experience with...


  • Santa Clara, United States Quest Global Full time

    Senior Design Verification Engineer Experience Level: 7-20+ Years4 Positions JOB DESCRIPTION 1- San Jose CAKnowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc.Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills.Good knowledge of EDA tools. Experience with...


  • Santa Clara, California, United States Capgemini Full time

    Job Description:We are seeking a highly skilled Senior Verification Engineer to join our team at Capgemini Engineering. As a key member of our verification team, you will be responsible for designing and implementing verification environments for complex System-on-Chip (SoC) designs.Key Responsibilities:Design and develop verification environments using...


  • Santa Clara, California, United States Capgemini Full time

    Job Description:We are seeking a highly skilled Senior Verification Engineer to join our team at Capgemini Engineering. As a key member of our verification team, you will be responsible for designing and implementing verification environments for complex System-on-Chip (SoC) designs using SystemVerilog and Universal Verification Methodology (UVM).Key...


  • Santa Clara, California, United States NVIDIA Full time

    {"h1": "Senior CPU Verification Engineer at NVIDIA", "p": "We are seeking a highly skilled Senior CPU Verification Engineer to join our team at NVIDIA. As a member of our CPU verification team, you will be responsible for verifying the ASIC design, architecture, and micro-architecture of NVIDIA CPUs and SoCs using sophisticated verification...


  • Santa Clara, California, United States Astera Labs, Inc. Full time

    Job Title: Desgn Verificatn EngineerAstera Labs, Inc. is seeking a highly skilled Design Verification Engineer to join our team.Job Summary:We are looking for a talented engineer to define comprehensive design verification and emulation methodologies for complex System-on-Chip (SoC) designs. The ideal candidate will have a Master's degree or equivalent in a...


  • Santa Clara, California, United States NVIDIA Full time

    Job Title: Senior CPU Verification EngineerWe are seeking a highly skilled Senior CPU Verification Engineer to join our team at NVIDIA. As a key member of our CPU verification team, you will be responsible for verifying the ASIC design, architecture, and micro-architecture of NVIDIA CPUs and SoCs using sophisticated verification methodologies.Key...


  • Santa Clara, United States NVIDIA Full time

    Senior Verification Engineer - Tegra We are now looking for a Senior Verification Engineer for our Tegra group! NVIDIA is seeking outstanding Senior Verification Engineers to verify the design and implementation of the world’s leading SoCs and GPUs. This position offers the opportunity to have real impact in a multi-layered and dynamic, technology-focused...


  • Santa Clara, United States NVIDIA Full time

    We are now looking for a Senior Verification Engineer for our Tegra group!We are a team of hardworking engineers working across the micro-architecture, design, verification, implementation, and post silicon validation of groundbreaking NVIDIA automotive and gaming console chips.As a key member of our ASIC Verification team, you will verify the design and...


  • Santa Clara, California, United States Astera Labs Full time

    Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that...

Senior Design Verification Engineer

4 months ago


Santa Clara, United States Astera Labs Full time

Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture that is both scalable and customizable. Inspired by trusted partnerships with hyperscalers and the data center ecosystem, we are an innovation leader of products that are flexible, interoperable, and reliable. We are headquartered in the heart of California's Silicon Valley, with R&D centers and offices in Taiwan, China, Vancouver and Toronto, Canada, and Haifa, Israel.

We are looking for

Senior Design Verification Engineers

with a flair for being a code breaker, ability to come up hybrid mechanisms for verification of complex ASICs. Experience with System Verilog, C, C++, Python or other scripting languages would be a plus. Using your coding and problem-solving skills, you will contribute to the functional verification of the designs. You'll be responsible for the full life cycle of verification, from planning to writing tests to debugging, collect and closing coverage. You'll also work with the software and system validation teams to come up with test plans and executing them in emulation platforms.

Basic qualifications

Strong academic and technical background in electrical engineering. At minimum, a Bachelor's in EE is required, and a Masters is preferred. ≥5 years' experience verifying and validating complex SoC for Server, Storage, and Networking applications. Knowledge of industry-standard simulators, revision control systems, and regression systems. Professional attitude with the ability to prioritize a dynamic list of multiple tasks, and work with minimal guidance and supervision. Entrepreneurial, open-minded behavior and can-do attitude. Think and act fast with the customer in mind Authorized to work in the US and start immediately. Required Experience

Experience with full verification lifecycle based on System Verilog/UVM/C/C++. Proven ability to mix and deploy hybrid techniques as in both directed and constrained random. Experience with different ways to bug and coverage hunting. Experience in formal methods is a plus. Must be able to work independently to develop test-plans, and related test-sequences to generate stimuli and work collaboratively with RTL designers to debug failures. Identify and write all types of coverage measures for stimulus and corner-cases. Close coverage to identify verification holes for high quality tape-out. Preferred Experience

Working experience with scripting tools (Perl/Python) to automate verification infrastructure. Prior experience using Verification IPs from 3rd party vendors with one or more communication protocols such as PCI-Express (Gen-3 and above), Ethernet, InfiniBand, DDR4/5, NVMe, USB, etc. Working experience with scripting tools (Perl/Python) to automate verification infrastructure. Experience with directed test based methodologies, cache verification and formal methods.

The base salary range is USD 130,000.00 - USD 185,000.00. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities. #J-18808-Ljbffr