Current jobs related to Sr Design Verification Engineer - Sunnyvale - Encore Semi


  • Sunnyvale, California, United States SpaceX Full time

    Job Title: Sr. Design Verification EngineerAt SpaceX, we're pushing the boundaries of space technology and exploring new frontiers. As a Sr. Design Verification Engineer, you'll play a critical role in ensuring the quality and reliability of our cutting-edge digital designs.Responsibilities:Develop and execute test plans for digital ASIC and FPGA...


  • sunnyvale, United States Vertisystem Full time

    Role Info: The main function of the Verification Engineer is to work with a group of researchers and engineers to own the electrical system level verification of Client’s products. Working closely with researchers, architects, and designers in architecting methods of electrical verification for multiple state of the art systems. Using verification skills...


  • Sunnyvale, United States Vertisystem Full time

    Role Info: The main function of the Verification Engineer is to work with a group of researchers and engineers to own the electrical system level verification of Client’s products. Working closely with researchers, architects, and designers in architecting methods of electrical verification for multiple state of the art systems. Using verification skills...


  • sunnyvale, United States Vertisystem Full time

    Role Info: The main function of the Verification Engineer is to work with a group of researchers and engineers to own the electrical system level verification of Client’s products. Working closely with researchers, architects, and designers in architecting methods of electrical verification for multiple state of the art systems. Using verification skills...


  • Sunnyvale, California, United States META Full time

    Job Title: Design Verification EngineerMeta Reality Labs is seeking a highly skilled Design Verification Engineer to join our team. As a key member of our team, you will be responsible for implementing the testing infrastructure to validate new core IP implementations and contributing to the development and optimization of state-of-the-art vision and sensing...


  • Sunnyvale, California, United States Apple Full time

    Job Title: Wireless Design Verification EngineerAre you passionate about wireless communication systems and verification engineering? Do you want to be part of a team that develops cutting-edge wireless silicon technology? We are seeking a highly skilled Wireless Design Verification Engineer to join our team at Apple.Job Summary:We are looking for a talented...


  • Sunnyvale, California, United States SpaceX Full time

    Job Title: Senior Design Verification EngineerAt SpaceX, we're pushing the boundaries of innovation and technology. We're seeking a highly skilled Senior Design Verification Engineer to join our team and contribute to the development of cutting-edge next-generation FPGAs and ASICs.Responsibilities:Responsible for digital ASIC and/or FPGA verification at...


  • Sunnyvale, California, United States Sql Pager LLC Full time

    Job Title: ASIC Design Verification EngineerWe are seeking a highly skilled ASIC Design Verification Engineer to join our team at Sql Pager LLC. As a key member of our design team, you will be responsible for architecting and building a SoC-level and unit-level UVM verification environment.Job Responsibilities:Collaborate with Architecture and Design teams...


  • Sunnyvale, California, United States SpaceX Full time

    Job Title: Senior Design Verification EngineerAt SpaceX, we're pushing the boundaries of innovation and technology. We're seeking a highly skilled Senior Design Verification Engineer to join our team and contribute to the development of cutting-edge next-generation FPGAs and ASICs.Responsibilities:Develop and execute test plans for digital ASIC and FPGA...


  • Sunnyvale, California, United States Wipro Full time

    Job DescriptionWe are seeking a highly skilled Design Verification Engineer to join our team at Wipro.Key Responsibilities:Develop and maintain testbenches using System Verilog and UVM methodologies.Design and implement C tests and APIs for software build flow.Integrate UVM testbenches and develop tests for RTL and Gate Level Netlist Design Under Test.Set up...


  • Sunnyvale, California, United States SpaceX Full time

    Job Title: Senior Design Verification EngineerAt SpaceX, we're pushing the boundaries of innovation and technology. As a Senior Design Verification Engineer, you'll play a critical role in developing cutting-edge next-generation FPGAs and ASICs for deployment in space and ground infrastructures around the globe.Our team is responsible for designing,...


  • Sunnyvale, California, United States Apple Full time

    Wireless Design Verification EngineerJoin Apple's innovative wireless silicon development team and contribute to the creation of the next generation of wireless silicon. As a Wireless Design Verification Engineer, you will be responsible for the pre-silicon verification of complex high-throughput communication PHY and Radio sub-systems.Key...


  • Sunnyvale, California, United States Capgemini Engineering Full time

    Job DescriptionWe are seeking a highly skilled Mixed Signal Design Verification Engineer to join our team at Capgemini Engineering. As a key member of our engineering team, you will be responsible for verifying the functionality and performance of mixed signal designs using advanced verification techniques and tools.Key Responsibilities:Develop and execute...


  • Sunnyvale, United States L&T Technology Services Full time

    Responsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...


  • sunnyvale, United States L&T Technology Services Full time

    Responsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...


  • Sunnyvale, United States L&T Technology Services Full time

    Responsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...


  • sunnyvale, United States L&T Technology Services Full time

    Responsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...


  • Sunnyvale, California, United States META Full time

    Job Title: ASIC Design Verification EngineerMeta is seeking an experienced ASIC Design Verification Engineer to join our Infrastructure organization. As an ASIC Design Verification Engineer, you will be responsible for developing emulation testbenches in System Verilog and/or C/C++ and delivering emulation and prototyping models from RTL on industry standard...


  • Sunnyvale, California, United States Capgemini Engineering Full time

    Job DescriptionCapgemini Engineering is seeking a skilled Mixed Signal Design Verification Engineer to join our team. As a key member of our engineering team, you will be responsible for verifying and validating mixed signal designs using System Verilog and UVM.Key Responsibilities:Develop and execute testbenches for mixed signal designs using System...


  • Sunnyvale, California, United States Capgemini Engineering Full time

    About the Role:We are seeking a highly skilled Mixed Signal Design Verification Engineer to join our team at Capgemini Engineering. As a key member of our engineering team, you will be responsible for designing and verifying analog and mixed-signal circuits using SystemVerilog and UVM.Key Responsibilities:Design and verify analog and mixed-signal circuits...

Sr Design Verification Engineer

4 months ago


Sunnyvale, United States Encore Semi Full time

Job Title: Senior Design Verification Engineer

Full-time: W2 Hourly + Benefits + Bonuses or Contractor

Work Status: US Citizen / US Permanent Resident

Location: Onsite in Sunnyvale CA / Remote in US only

About the Team:

As a senior member of an SOC development team, you would be responsible for driving the Design Verification of either blocks (units) or full-chip elements of innovative SOC designs. You will leverage your Functional Verification experience to develop Verification Plans, create environments and tests to stress the correctness and effectiveness of multiple features with an emphasis on interfaces such as PCIe or HBM. If you have SOC Integration Verification experience working with UVM-based environments and stimulus, directing random testing and deploying a coverage-based approach, joining the Encore Semi Verification team could be for you.

Essential Duties and Qualifications:

• Work in a collaborative way with creation of comprehensive verification plans and coverage metrics

• Deep experience verifying the integration of interface IPs for one or more of the following: PCIe, Networking (Ethernet Host) or HBM subsystem into large SOCs

• Implement and run simulation models to verify functionality and performance

• Identify bugs and design issues and work with the team to speedy resolution

• Experience with embedded RISC processors and NoC

• Modern revision-control tools and best-practices in a collaborative, multi-site design community

• Proficiency with scripting and programming such as C/C++, PERL/Python

Qualifications:

• Bachelor's/Master’s in Electronic Engineering / Computer Science or equivalent

• 7+ years of direct industry experience with verification of ASIC and/or SoC design

• 5+ years of experience in one or more of the following: HBM, Ethernet (MAC/PCS) up to 800 G, PCIe Gen 4/5/6

• A strong background in RTL verification using SystemVerilog / UVM

• Ability to execute Verification Plan for both Functional and Coverage tests

• Experience with industry standard high speed interfaces Ethernet and PCIe

• Experience working with 3rd party IP and VIP

• Experience with embedded processors, like RISC-V

• Excellent problem solving skills and attention to detail

The anticipated annual base salary for this position is between $145,000 to $175,000 which also includes a comprehensive benefits package.

Full-Time Benefits:

• 15 days of PTO per calendar year

• 10 paid Holidays per calendar year

• Comprehensive Medical Benefits: Company pays 80% of medical premium for Employee and Dependents

• Dental & Vision: Company pays 50% of Dental and Vision premiums for Employee and Dependents

• Voluntary Benefits: Dental & Vision Insurance, FSA, HSA and Gap Insurance

• Employee Assistant Program (EAP)

• 401k Traditional & Roth

• Life/AD&D and Long-Term Disability

• Tuition reimbursement

Equal Opportunity Policy Statement

Encore Semi, Inc. is an Equal Opportunity Employer that does not discriminate on the basis of actual or perceived race, religion, creed, color, age, sex, sexual orientation, gender, gender identity or expression, national origin, genetics, ancestry, marital status, civil union status, medical condition, disability (mental and physical), military and veteran status, pregnancy, childbirth and related medical conditions, or any other characteristic protected by applicable federal, state, or local laws and ordinances.

Encore Semi is also committed to compliance with all fair employment practices regarding citizenship and immigration status.

Our management team is dedicated to this policy with respect to recruitment, hiring, placement, promotion, transfer, training, compensation, benefits, employee activities, and general treatment during employment.

#J-18808-Ljbffr