Design Verification Engineer
1 week ago
Role Info:
The main function of the Verification Engineer is to work with a group of researchers and engineers to own the electrical system level verification of Client’s products. Working closely with researchers, architects, and designers in architecting methods of electrical verification for multiple state of the art systems. Using verification skills to define verification requirements, create test cases, design and implement the testing infrastructure, execute the testing, and report the results for the new product designs.
Responsibilities
• Define electrical verification methodologies for each of the different systems by working with researchers, architects, and the design teams
• Define and track detailed test plans for the different modules and top level systems
• Define, architect, design and drive implementation of scalable test infrastructure
• Keep track of coverage metrics and bugs encountered and fixed
• Own execution, interpretation, and reporting of electrical system level verification work status and results
• Support system bring-up and debug activities
• Clearly communicate test plans and results
Must haves
Bachelor’s degree in electrical engineering or equivalent experience (Engineering)
Knowledge of definition of verification requirements
Experience owning areas of product verification
Knowledge of definition, architecture, design, and driving implementation of test automation
Working knowledge of C#, Python, and LabVIEW
Testing/scripting experience
-
Design Verification Engineer
1 week ago
Sunnyvale, United States Vertisystem Full timeRole Info: The main function of the Verification Engineer is to work with a group of researchers and engineers to own the electrical system level verification of Client’s products. Working closely with researchers, architects, and designers in architecting methods of electrical verification for multiple state of the art systems. Using verification skills...
-
Design Verification Engineer
5 days ago
sunnyvale, United States Vertisystem Full timeRole Info: The main function of the Verification Engineer is to work with a group of researchers and engineers to own the electrical system level verification of Client’s products. Working closely with researchers, architects, and designers in architecting methods of electrical verification for multiple state of the art systems. Using verification skills...
-
Design Verification Engineer
2 weeks ago
Sunnyvale, California, United States META Full timeJob Title: Design Verification EngineerMeta Reality Labs is seeking a highly skilled Design Verification Engineer to join our team. As a key member of our team, you will be responsible for implementing the testing infrastructure to validate new core IP implementations and contributing to the development and optimization of state-of-the-art vision and sensing...
-
Wireless Design Verification Engineer
4 weeks ago
Sunnyvale, California, United States Apple Full timeJob Title: Wireless Design Verification EngineerAre you passionate about wireless communication systems and verification engineering? Do you want to be part of a team that develops cutting-edge wireless silicon technology? We are seeking a highly skilled Wireless Design Verification Engineer to join our team at Apple.Job Summary:We are looking for a talented...
-
Senior Design Verification Engineer
4 weeks ago
Sunnyvale, California, United States SpaceX Full timeJob Title: Sr. Design Verification EngineerAt SpaceX, we're pushing the boundaries of space technology and exploring new frontiers. As a Sr. Design Verification Engineer, you'll play a critical role in ensuring the quality and reliability of our cutting-edge digital designs.Responsibilities:Develop and execute test plans for digital ASIC and FPGA...
-
Senior Design Verification Engineer
4 weeks ago
Sunnyvale, California, United States SpaceX Full timeJob Title: Senior Design Verification EngineerAt SpaceX, we're pushing the boundaries of innovation and technology. We're seeking a highly skilled Senior Design Verification Engineer to join our team and contribute to the development of cutting-edge next-generation FPGAs and ASICs.Responsibilities:Responsible for digital ASIC and/or FPGA verification at...
-
ASIC Design Verification Engineer
1 month ago
Sunnyvale, California, United States Sql Pager LLC Full timeJob Title: ASIC Design Verification EngineerWe are seeking a highly skilled ASIC Design Verification Engineer to join our team at Sql Pager LLC. As a key member of our design team, you will be responsible for architecting and building a SoC-level and unit-level UVM verification environment.Job Responsibilities:Collaborate with Architecture and Design teams...
-
Design Verification Engineer
3 weeks ago
Sunnyvale, California, United States Wipro Full timeJob DescriptionWe are seeking a highly skilled Design Verification Engineer to join our team at Wipro.Key Responsibilities:Develop and maintain testbenches using System Verilog and UVM methodologies.Design and implement C tests and APIs for software build flow.Integrate UVM testbenches and develop tests for RTL and Gate Level Netlist Design Under Test.Set up...
-
Senior Design Verification Engineer
1 month ago
Sunnyvale, California, United States SpaceX Full timeJob Title: Senior Design Verification EngineerAt SpaceX, we're pushing the boundaries of innovation and technology. We're seeking a highly skilled Senior Design Verification Engineer to join our team and contribute to the development of cutting-edge next-generation FPGAs and ASICs.Responsibilities:Develop and execute test plans for digital ASIC and FPGA...
-
Senior Design Verification Engineer
1 week ago
Sunnyvale, California, United States SpaceX Full timeJob Title: Senior Design Verification EngineerAt SpaceX, we're pushing the boundaries of innovation and technology. As a Senior Design Verification Engineer, you'll play a critical role in developing cutting-edge next-generation FPGAs and ASICs for deployment in space and ground infrastructures around the globe.Our team is responsible for designing,...
-
Wireless Design Verification Engineer
4 weeks ago
Sunnyvale, California, United States Apple Full timeWireless Design Verification EngineerJoin Apple's innovative wireless silicon development team and contribute to the creation of the next generation of wireless silicon. As a Wireless Design Verification Engineer, you will be responsible for the pre-silicon verification of complex high-throughput communication PHY and Radio sub-systems.Key...
-
Mixed Signal Design Verification Engineer
1 week ago
Sunnyvale, California, United States Capgemini Engineering Full timeJob DescriptionWe are seeking a highly skilled Mixed Signal Design Verification Engineer to join our team at Capgemini Engineering. As a key member of our engineering team, you will be responsible for verifying the functionality and performance of mixed signal designs using advanced verification techniques and tools.Key Responsibilities:Develop and execute...
-
ASIC Engineer, Design Verification
2 months ago
Sunnyvale, United States L&T Technology Services Full timeResponsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...
-
ASIC Engineer, Design Verification
2 weeks ago
Sunnyvale, United States L&T Technology Services Full timeResponsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...
-
ASIC Engineer, Design Verification
1 week ago
sunnyvale, United States L&T Technology Services Full timeResponsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...
-
ASIC Engineer, Design Verification
1 month ago
sunnyvale, United States L&T Technology Services Full timeResponsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...
-
ASIC Design Verification Engineer
4 days ago
Sunnyvale, California, United States META Full timeJob Title: ASIC Design Verification EngineerMeta is seeking an experienced ASIC Design Verification Engineer to join our Infrastructure organization. As an ASIC Design Verification Engineer, you will be responsible for developing emulation testbenches in System Verilog and/or C/C++ and delivering emulation and prototyping models from RTL on industry standard...
-
Mixed Signal Design Verification Engineer
4 weeks ago
Sunnyvale, California, United States Capgemini Engineering Full timeJob DescriptionCapgemini Engineering is seeking a skilled Mixed Signal Design Verification Engineer to join our team. As a key member of our engineering team, you will be responsible for verifying and validating mixed signal designs using System Verilog and UVM.Key Responsibilities:Develop and execute testbenches for mixed signal designs using System...
-
Mixed Signal Design Verification Engineer
4 days ago
Sunnyvale, California, United States Capgemini Engineering Full timeAbout the Role:We are seeking a highly skilled Mixed Signal Design Verification Engineer to join our team at Capgemini Engineering. As a key member of our engineering team, you will be responsible for designing and verifying analog and mixed-signal circuits using SystemVerilog and UVM.Key Responsibilities:Design and verify analog and mixed-signal circuits...
-
Design Verification Engineer
4 weeks ago
Sunnyvale, California, United States Apple Full timeAbout the RoleAs a Design Verification Engineer at Apple, you will be responsible for verifying high-throughput, complex cellular baseband modems and transceiver link controllers. You will work closely with cross-functional teams to design and productize state-of-the-art cellular baseband modems and RF link controllers targeted for SOCs.Key...