Current jobs related to ASIC Engineer, Implementation Specialist - Sunnyvale, California - META

  • ASIC Implementation Engineer

    3 weeks ago

    Sunnyvale, California, United States META Full time

    Job Title: ASIC Implementation EngineerMeta is seeking an experienced ASIC Implementation Engineer to join our Infrastructure organization. As an Implementation Engineer, you will be responsible for designing and implementing efficient System on Chip (SoC) and IP for data center applications.Responsibilities:Run Logic/Physical Synthesis using advanced...

  • ASIC Implementation Engineer

    4 weeks ago

    Sunnyvale, California, United States META Full time

    Job Title: ASIC Implementation EngineerMeta is seeking an experienced ASIC Implementation Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for designing and implementing efficient System on Chip (SoC) and IP for data center applications.Responsibilities:Run Logic/Physical Synthesis using advanced...

  • ASIC Implementation Engineer

    4 weeks ago

    Sunnyvale, California, United States META Full time

    Job Title: ASIC Implementation EngineerMeta is seeking an experienced ASIC Implementation Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for designing and implementing efficient System on Chip (SoC) and IP for data center applications.Responsibilities:Run Logic/Physical Synthesis using advanced...

  • ASIC Engineer, Implementation Specialist

    4 weeks ago

    Sunnyvale, California, United States META Full time

    Job Title: ASIC Engineer, ImplementationMeta is seeking a highly skilled ASIC Engineer, Implementation to join our Infrastructure organization. As a key member of our team, you will be responsible for designing and implementing efficient System on Chip (SoC) and IP for data center applications.Responsibilities:Run Logic/Physical Synthesis using advanced...

  • ASIC Implementation Engineer

    4 weeks ago

    Sunnyvale, California, United States META Full time

    Job Title: ASIC Implementation EngineerMeta is seeking a highly skilled ASIC Implementation Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for designing and implementing efficient System on Chip (SoC) and IP for data center applications.Responsibilities:Run Logic/Physical Synthesis using advanced...

  • ASIC Implementation Engineer

    3 weeks ago

    Sunnyvale, California, United States META Full time

    Job Summary:Meta is seeking a highly skilled ASIC Front-End Implementation Engineer to join our Infrastructure organization. As a key member of our team, you will be responsible for designing and implementing efficient System on Chip (SoC) and IP for data center applications.Key Responsibilities: Run Logic/Physical Synthesis using advanced optimization...

  • Senior ASIC Validation Engineer

    3 weeks ago

    Sunnyvale, California, United States AvicenaTech Full time

    Job Title: Senior ASIC Validation EngineerAvicenaTech is a pioneering company developing microLED based ultra-low power high bandwidth interconnects for chip-to-chip communications. We are seeking a highly skilled Senior ASIC Validation Engineer to join our team.Responsibilities:Bring up, debug, and characterize ASIC ICs on evaluation platforms.Develop and...

  • ASIC Validation Engineer

    3 weeks ago

    Sunnyvale, California, United States AvicenaTech Full time

    Job DescriptionAvicenaTech is seeking a highly skilled ASIC Validation Engineer to join our team in Sunnyvale, California. As a key member of our development center in Edinburgh, Scotland, you will play a critical role in bringing up, debugging, and characterizing our microLED based ultra-low power high bandwidth interconnects.Responsibilities:Develop and...

  • ASIC Design Engineer

    4 weeks ago

    Sunnyvale, California, United States META Full time

    Job Title: ASIC Engineer, Infra SiliconMeta is seeking an experienced ASIC Engineer to join our Infrastructure organization. As an ASIC Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing and supporting innovative ASIC solutions for Facebook's data center applications.Responsibilities:Work across all...

  • ASIC Validation Engineer

    3 weeks ago

    Sunnyvale, California, United States AvicenaTech Full time

    Unlock the Future of High-Performance ComputingAvicenaTech is revolutionizing the industry with its cutting-edge microLED based ultra-low power high bandwidth interconnects for chip-to-chip communications. As a key member of our team, you will play a crucial role in bringing up, debugging, and characterizing our ASIC ICs on evaluation...

  • ASIC Design Engineer

    3 weeks ago

    Sunnyvale, California, United States META Full time

    Job Title: ASIC Design EngineerAbout the Role:Meta is seeking an experienced ASIC Design Engineer to join our Infra Silicon Enablement team. As an ASIC Design Engineer, you will be responsible for designing and developing innovative ASIC solutions for Meta's data center applications.Responsibilities:* Design and develop ASIC solutions for data center...

  • Principal ASIC Design Engineer

    2 weeks ago

    Sunnyvale, California, United States Fortinet Full time

    Job Title: Principal ASIC Design EngineerAbout the Role:We are seeking an experienced Principal ASIC Design Engineer to join our R&D team. As a key member of our team, you will be responsible for designing high-performance ASIC/FPGA architectures and implementing complex system-level designs.Responsibilities:Develop network processing ASIC/FPGA architecture...

  • Senior ASIC Physical Design Engineer

    3 weeks ago

    Sunnyvale, California, United States SpaceX Full time

    Job Title: Senior ASIC Physical Design EngineerAt SpaceX, we're pushing the boundaries of innovation in the field of advanced silicon engineering. We're seeking a highly skilled Senior ASIC Physical Design Engineer to join our team and contribute to the development of cutting-edge technologies for space exploration.Responsibilities:Develop and implement...

  • Senior ASIC Engineer

    4 weeks ago

    Sunnyvale, California, United States META Full time

    Job Title: Senior ASIC Engineer - Data Center ApplicationsMeta is seeking a highly skilled Senior ASIC Engineer to join our Infrastructure team. As an ASIC Engineer, you will be responsible for designing and developing innovative ASIC solutions for Meta's data center applications.Responsibilities:Design and develop ASICs for data center applications,...

  • Senior ASIC Design Engineer

    2 weeks ago

    Sunnyvale, California, United States Sql Pager LLC Full time

    Job Title: Senior ASIC Design EngineerJob Responsibilities:As a Senior ASIC Design Engineer at Sql Pager LLC, you will play a crucial role in developing cutting-edge ASICs for our automotive and data center artificial intelligence computing architecture. Your responsibilities will include participating in architecture definition and modeling, verification...

  • ASIC Validation Specialist

    4 weeks ago

    Sunnyvale, California, United States AvicenaTech Full time

    AvicenaTech: Revolutionizing High-Performance ComputingAvicenaTech is a pioneering company developing cutting-edge microLED based ultra-low power high bandwidth interconnects for chip-to-chip communications. Our technology is poised to revolutionize High-Performance (HPC) and Cloud computing, as well as other industries where low power interconnects are...

  • Senior ASIC Engineer

    3 weeks ago

    Sunnyvale, California, United States Synopsys Full time

    Job Title: Senior Applications EngineerAt Synopsys, we're at the forefront of innovation, driving the Era of Smart Everything. Our Silicon IP business is all about integrating more capabilities into an SoC-faster. We offer the world's broadest portfolio of silicon IP-predesigned blocks of logic, memory, interfaces, analog, security, and embedded...

  • ASIC Power Engineer

    1 month ago

    Sunnyvale, California, United States Apple Full time

    Job Title: ASIC Power EngineerAt Apple, we're looking for a highly skilled ASIC Power Engineer to join our team. As a key member of our wireless silicon development team, you will be responsible for designing and developing low-power architecture, power modeling, and correlation efforts for our wireless communication SoCs.Key Responsibilities:Define...

  • Senior ASIC Engineer, Architecture Infrastructure Specialist

    3 weeks ago

    Sunnyvale, California, United States META Full time

    Job SummaryMeta is seeking a highly skilled ASIC Engineer to join our Hardware Testing Infrastructure team. As a key player in defining the testing approach, creating necessary resources, and fostering a culture of quality, you will play a critical role in ensuring the quality of our custom chips.Key ResponsibilitiesDefine and implement the testing approach...

  • Senior Principal ASIC Design Engineer

    4 weeks ago

    Sunnyvale, California, United States Fortinet Full time

    Job Title: Senior Principal ASIC Design EngineerFortinet is seeking a highly skilled Senior Principal ASIC Design Engineer to join our team. As a key member of our ASIC design team, you will play a principal role in developing next-generation SOC architecture, performing IP integration, chip-level RTL design & verification, and leading low-power design...

ASIC Engineer, Implementation Specialist

2 months ago

Sunnyvale, California, United States META Full time
About the Role

We are seeking a highly skilled ASIC Front-End Implementation Engineer to join our Infrastructure organization at Meta. As a key member of our team, you will be responsible for designing and implementing efficient System on Chip (SoC) and IP for data center applications.

Responsibilities
  • Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power.
  • Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them.
  • Perform Power Estimation at RTL and Gate Level and identify power reduction opportunities.
  • Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic Equivalency failures.
  • Perform RTL Lint and work with the Designers to create waivers.
  • Perform RTL DFT Analysis and improve the DFT coverage for Stuck-at faults.
  • Perform Flat and Hierarchical Clock Domain Crossing and work with the designers to analyze the complex clock domain crossings and sign off the CDC.
  • Perform Flat and Hierarchical Reset Domain crossing Checks.
  • Develop Timing Constraints for RTL-Synthesis and PrimeTime-STA for the blocks and the top-level including SOC.
  • Develop Power Intent Specification in UPF for the multi-Vdd designs.
  • Developing Automation scripts and Methodology for all FE-tools including (Lint, CDC, RDC, Synthesis, STA, Power).
  • Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with the handoff tasks.
  • Interact with Physical Design Engineers and provide them with timing/congestion feedback.
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
  • Experience with RTL Synthesis and design optimization for Power, Performance, Area.
  • Knowledge of front-end and back-end ASIC tools.
  • Experience with RTL design using SystemVerilog or other HDL.
  • Experience managing multiple design releases and working with cross functional teams to support and debug timing, area, power issues.
  • Experience with EDA tools and scripting languages (Python, TCL) used to build tools and flows for complex environments.
  • Experience with communicating across functional internal teams and vendors.
Preferred Qualifications
  • Knowledge of Clock Domain Crossing, Reset Domain Crossing, LEC.
  • 5+ years of experience in Design Integration and Front-End Implementation.
  • Synthesis Background, Timing Constraints Development, Floorplanning and STA.
  • Experience Knowledge of RTL coding using Verilog/System Verilog.
  • Knowledge of Timing/physical libraries, SRAM Memories.
  • Experience with Power, Performance, Area Analysis and techniques for reducing power.
  • Knowledge of Low power design.
  • Experience with Design Compiler, Spyglass, PrimeTime, Formality or equivalent tools.
  • Scripting and programming experience using Perl/Python, TCL, and Make.
About Meta

Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world.

Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology.

People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today-beyond the constraints of screens, the limits of distance, and even the rules of physics.

Meta is committed to providing reasonable support (called accommodations) in our recruiting processes for candidates with disabilities, long term conditions, mental health conditions or sincerely held religious beliefs, or who are neurodivergent or require pregnancy-related support.

If you need support, please reach out to us.

Compensation

Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable.

In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.