ASIC DFT Engineer
2 weeks ago
Who You'll Work With You will be in the Silicon One development organization as an ASIC Implementation Engineer in San Jose, CA with a primary focus on Design-for-Test. You will work with Front-end RTL teams and backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team, you will also be involved in crafting groundbreaking next-generation networking chips. You will help lead to drive the DFT and quality process through the entire Implementation flow and post-silicon validation phases with additional exposure to physical design signoff activities. What You'll Do Responsible for implementing the Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug and diagnostics needs of the designs. Responsible for the development of innovative DFT IP in collaboration with multi-functional teams and play a key role in full chip design integration with the testability features coordinated in the RTL. Work closely with the design/design-verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation and post-silicon validation flows. Your team will participate in the creation of Innovative Hardware DFT & physical design aspects for new silicon device models, bare die & stacked die, driving reusable test and debug strategies. The job requires the candidate to have the ability to craft and debug with minimal mentorship. Who You Are You are an ASIC Design for Test Hardware Engineer with 4+ years of related work experience with a broad mix of technologies including: Minimum Requirements: A Bachelor's or Master's Degree in Electrical or Computer Engineering required with at least 10 years of good experience of the latest innovative trends in DFT, test and silicon engineering. Good experience with JTAG protocols, Scan and BIST architectures, including memory BIST and boundary scan. Good experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime. Verification skills include System Verilog Logic Equivalency checking and validating the Test-timing of the design. Experience working with Gate level simulation, debugging with VCS and other simulators. Post-silicon validation and debug experience; Ability to work with ATE patterns, P1687. Strong verbal skills and ability to thrive in a multifaceted environment. Scripting skills: Tcl, Python/Perl. Preferred Skills: Verilog design experience - developing custom DFT logic & IP integration; familiarity with functional verification. DFT CAD development - Test Architecture, Methodology and Infrastructure. Test Static Timing Analysis. Post-silicon validation using DFT patterns. #J-18808-Ljbffr
-
DFT Lead
2 days ago
san jose, United States Mirafra Technologies Full timeVerilog, Tessent, GenusResponsibilities:Develop and optimize DFT features for use in complex digital systemsPerform structural scan and at-speed scan insertion, automatic pattern generation, and scancoverage analysis (Cadence Genus w/ Modus or Siemens Tessent)Create DFT patterns for ATE to enable high volume manufacturingDesign and contribute to design for...
-
DFT Lead
1 week ago
San Jose, United States Mirafra Technologies Full timeVerilog, Tessent, GenusResponsibilities:Develop and optimize DFT features for use in complex digital systemsPerform structural scan and at-speed scan insertion, automatic pattern generation, and scancoverage analysis (Cadence Genus w/ Modus or Siemens Tessent)Create DFT patterns for ATE to enable high volume manufacturingDesign and contribute to design for...
-
Senior ASIC Design for Test Engineer
2 weeks ago
San Jose, California, United States Cisco Systems, Inc. Full timeAbout the RoleCisco Systems, Inc. is seeking a highly skilled Senior ASIC Design for Test Engineer to join our Silicon One development organization in San Jose, CA. As a Technical Lead for ASIC Implementation, you will be responsible for designing and developing comprehensive Design-for-Test (DFT) architectures that support ATE screening, in-system test,...
-
ASIC Design Engineer
3 weeks ago
San Jose, United States The Panther Group Full timeWe are a global leader in the Semiconductor space and are looking to bring on an experienced ASIC Design Engineer to join our team. Specifically, we are looking for someone with ASIC experience, in addition to previous Verilog and hands on experience with Python and C.Requirements:3+ years of ASIC design experiencePrevious Verilog experienceExperience with;...
-
ASIC Design Engineer
3 weeks ago
San Jose, United States The Panther Group Full timeWe are a global leader in the Semiconductor space and are looking to bring on an experienced ASIC Design Engineer to join our team. Specifically, we are looking for someone with ASIC experience, in addition to previous Verilog and hands on experience with Python and C.Requirements:3+ years of ASIC design experiencePrevious Verilog experienceExperience with;...
-
ASIC Design for Test Engineer
3 weeks ago
San Jose, California, United States Cisco Full timeAbout the RoleCisco is seeking a highly skilled ASIC Design for Test Engineer to join our Silicon One development organization in San Jose, CA. As a key member of our team, you will be responsible for implementing Hardware Design-for-Test (DFT) features that support Automated Test Equipment (ATE), in-system test, debug, and diagnostics needs of our...
-
**Technical Lead for ASIC Engineering**
2 weeks ago
San Jose, California, United States Cisco Full timeAbout the RoleCisco is seeking a highly skilled Technical Lead for ASIC Engineering to join our Silicon One development organization in San Jose, CA. As a key member of our team, you will be responsible for leading the implementation of Design-for-Test (DFT) architecture and driving quality processes throughout the implementation flow and post-silicon...
-
ASIC Synthesis/STA Engineer
2 days ago
san jose, United States AXONNE Full timeCompany Overview:Axonne Inc. is a Silicon Valley startup that provides cutting-edge semiconductor solutions for the automotive industry with innovative in-vehicle network semiconductor solutions. We are dedicated to delivering high-performance, reliable, and state-of-the-art semiconductor products to meet the demanding requirements of automotive electronics....
-
ASIC Synthesis/STA Engineer
2 months ago
San Jose, United States AXONNE Full timeCompany Overview:Axonne Inc. is a Silicon Valley startup that provides cutting-edge semiconductor solutions for the automotive industry with innovative in-vehicle network semiconductor solutions. We are dedicated to delivering high-performance, reliable, and state-of-the-art semiconductor products to meet the demanding requirements of automotive electronics....
-
ASIC Engineering Technical Leader
3 weeks ago
San Jose, United States Cisco Systems, Inc. Full timeThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With ~2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon...
-
ASIC Engineering Technical Leader
3 weeks ago
San Jose, United States Cisco Systems, Inc. Full timeThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With ~2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon...
-
ASIC Design for Test Engineer
2 weeks ago
San Jose, California, United States Cisco Full timeAbout the RoleCisco is seeking a highly skilled ASIC Design for Test Engineer to join our Silicon One development organization in San Jose, CA. As a key member of our team, you will be responsible for implementing Hardware Design-for-Test (DFT) features that support Automated Test Equipment (ATE), in-system test, debug, and diagnostics needs of our...
-
ASIC Engineering Technical Lead
12 hours ago
San Jose, California, United States Cisco Full timeAbout the RoleWe are seeking a highly skilled ASIC Engineering Technical Leader to join our team at Cisco. As a key member of our Silicon One development organization, you will be responsible for leading the implementation of Design-for-Test (DFT) architecture for our next-generation networking chips.Key ResponsibilitiesDevelop and implement comprehensive...
-
ASIC Engineering Technical Lead
3 hours ago
San Jose, California, United States Cisco Full timeAbout the RoleCisco is seeking a highly skilled ASIC Engineering Technical Lead to join our team. As a key member of our Silicon One development organization, you will be responsible for leading the implementation of Design-for-Test (DFT) architecture and ensuring the quality of our silicon devices.Key ResponsibilitiesDevelop and implement comprehensive DFT...
-
ASIC Engineering Technical Leader
3 weeks ago
San Jose, United States Cisco Full timeWho We Are The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With ~2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco...
-
ASIC Engineering Technical Lead
7 days ago
San Jose, California, United States Cisco Full timeAbout the RoleWe are seeking a highly skilled ASIC Engineering Technical Lead to join our team at Cisco. As a key member of our Silicon One development organization, you will be responsible for leading the implementation of Design-for-Test (DFT) architecture and test benches to verify comprehensive DFT architecture that supports ATE screening, in-system...
-
ASIC Engineering Technical Leader
3 weeks ago
San Jose, United States Cisco Systems, Inc. Full timeWho We AreThe Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With ~2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco...
-
ASIC Engineering Technical Leader
3 weeks ago
San Jose, United States Cisco Full timeWho We Are The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With ~2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco...
-
Senior ASIC Verification Engineer
7 days ago
San Jose, California, United States Bright Vision Technologies Full timeJob Title: ASIC Verification EngineerBright Vision Technologies is seeking a skilled ASIC Verification Engineer to join our team in San Jose, CA.About the RoleThis is an exciting opportunity to work on the development of Smart Edge SoCs for network/systems control, management security systems, and IIoT. As an ASIC Verification Engineer, you will be...
-
Senior ASIC Verification Engineer
3 days ago
San Jose, California, United States Bright Vision Technologies Full timeJob Title: ASIC Verification EngineerBright Vision Technologies is seeking a skilled ASIC Verification Engineer to join our team in San Jose, CA.About the RoleThis is an exciting opportunity to work on the verification of ARM-based SoCs, utilizing industry-standard verification methodologies like UVM, Portable Stimulus, and Formal verification flows.Key...
