DFT Lead
2 months ago
Verilog, Tessent, Genus
Responsibilities:
- Develop and optimize DFT features for use in complex digital systems
- Perform structural scan and at-speed scan insertion, automatic pattern generation, and scan
- coverage analysis (Cadence Genus w/ Modus or Siemens Tessent)
- Create DFT patterns for ATE to enable high volume manufacturing
- Design and contribute to design for test (DFT) methodologies
- Work with designers to integrate DFT flow into a digital tool flow
Basic Qualifications:
- BS, MS, or PhD in Electrical Engineering, Computer Engineering, or related fields
Experience:
- Lead is expected to have 5+ years of work experience in DFT
- History of assuming responsibility for a variety of technical tasks and completing projects independently
- Proficient in Verilog for both RTL design and verification
- Proficient in structural scan and at-speed scan design, pattern generation/verification and BIST methods
- Proficient in ASIC DFT insertion (Cadence Genus, Cadence Modus, Siemens Tessent), and verification (NCSIM, VCS, ModelSim) tools
- Proficient in writing timing constraints and deep understanding of timing analysis
- Proficient in scripting or programming languages
- Experience working with version control software, such as Git
Preferred Qualifications:
- Working knowledge of architecting DFT features for ASIC and custom blocks in a digital-top flow
- Experience designing DFT methodologies and flows such as scan insertion, BIST, ATPG, etc.
- Experience working on digital designs with multiple clock domains and clock dividers
- Performed silicon bring-up, debug, and evaluation
- Programming experience in Python
Knowledge of high-speed SerDes or SerDes components
-
DFT Lead
3 weeks ago
San Jose, United States Mirafra Technologies Full timeVerilog, Tessent, GenusResponsibilities:Develop and optimize DFT features for use in complex digital systemsPerform structural scan and at-speed scan insertion, automatic pattern generation, and scancoverage analysis (Cadence Genus w/ Modus or Siemens Tessent)Create DFT patterns for ATE to enable high volume manufacturingDesign and contribute to design for...
-
DFT Lead
2 months ago
San Jose, United States Mirafra Technologies Full timeVerilog, Tessent, GenusResponsibilities:Develop and optimize DFT features for use in complex digital systemsPerform structural scan and at-speed scan insertion, automatic pattern generation, and scancoverage analysis (Cadence Genus w/ Modus or Siemens Tessent)Create DFT patterns for ATE to enable high volume manufacturingDesign and contribute to design for...
-
DFT Lead
3 weeks ago
san jose, United States Mirafra Technologies Full timeVerilog, Tessent, GenusResponsibilities:Develop and optimize DFT features for use in complex digital systemsPerform structural scan and at-speed scan insertion, automatic pattern generation, and scancoverage analysis (Cadence Genus w/ Modus or Siemens Tessent)Create DFT patterns for ATE to enable high volume manufacturingDesign and contribute to design for...
-
DFT Engineer
1 week ago
san jose, United States ACL Digital Full timeJob Title: DFT Engineer Location: San Jose, CA (Hybrid)Duration: Contract Project Job Description: Responsibilities:● Develop and optimize DFT features for use in complex digital systems● Perform structural scan and at-speed scan insertion, automatic pattern generation, and scancoverage analysis (Cadence Genus w/ Modus or Siemens Tessent)● Create DFT...
-
DFT Engineer
2 weeks ago
san jose, United States ACL Digital Full timeJob Title: DFT Engineer Location: San Jose, CA (Hybrid)Duration: Contract Project Job Description: Responsibilities:● Develop and optimize DFT features for use in complex digital systems● Perform structural scan and at-speed scan insertion, automatic pattern generation, and scancoverage analysis (Cadence Genus w/ Modus or Siemens Tessent)● Create DFT...
-
DFT Engineer
4 weeks ago
San Jose, United States ACL Digital Full timeJob Title: DFT Engineer Location: San Jose, CA (Hybrid)Duration: Contract Project Job Description: Responsibilities:● Develop and optimize DFT features for use in complex digital systems● Perform structural scan and at-speed scan insertion, automatic pattern generation, and scancoverage analysis (Cadence Genus w/ Modus or Siemens Tessent)● Create DFT...
-
Senior DFT Engineer
4 weeks ago
San Jose, California, United States Mirafra Technologies Full timeJob Title: DFT LeadAt Mirafra Technologies, we are seeking a highly skilled DFT Lead to join our team. As a key member of our digital design team, you will be responsible for developing and optimizing DFT features for complex digital systems.Responsibilities:Develop and optimize DFT features for use in complex digital systemsPerform structural scan and...
-
DFT Engineer
6 days ago
san jose, United States eInfochips (An Arrow Company) Full timePosition: DFT Engineer Location: San Jose CA (Remote) Experience: 8+ YearsJob Description:What You'll Be Doing:Develop and implement comprehensive DFT architectures tailored to specific design requirements.Design and implement robust DFT infrastructure, including scan chains, BIST, and other test mechanisms.Generate high-quality test vectors and analyze DFT...
-
DFT Engineer
7 days ago
san jose, United States eInfochips (An Arrow Company) Full timePosition: DFT Engineer Location: San Jose CA (Remote) Experience: 8+ YearsJob Description:What You'll Be Doing:Develop and implement comprehensive DFT architectures tailored to specific design requirements.Design and implement robust DFT infrastructure, including scan chains, BIST, and other test mechanisms.Generate high-quality test vectors and analyze DFT...
-
DFT Engineer
7 days ago
San Jose, United States eInfochips (An Arrow Company) Full timePosition: DFT Engineer Location: San Jose CA (Remote) Experience: 8+ YearsJob Description:What You'll Be Doing:Develop and implement comprehensive DFT architectures tailored to specific design requirements.Design and implement robust DFT infrastructure, including scan chains, BIST, and other test mechanisms.Generate high-quality test vectors and analyze DFT...
-
ASIC DFT Engineer
4 weeks ago
San Jose, California, United States Cisco Full timeAbout the RoleCisco is seeking an experienced ASIC DFT Engineer to join our Silicon One development organization in San Jose, CA. As a key member of our team, you will be responsible for implementing Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug, and diagnostics needs of our designs.Key ResponsibilitiesImplement DFT features...
-
Senior Principal DFT Architect
4 weeks ago
San Jose, California, United States ARM Full timeJob Overview:Arm's Solutions group DFT team is responsible for implementing Design for Test (DFT) solutions for System-on-Chip (SOC) designs across various lines of business, including client, datacenter, automotive, and IoT. The team closely collaborates with Arm's partners and internal teams, such as RTL, Verification, Physical Implementation, and Test...
-
DFT Engineer
6 days ago
san jose, United States Oho Group Ltd Full timeDFT Engineer - all levels.THIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA RISC-V start up is looking for DFT Engineers of all levels. We have roles for all levels from Engineer to Senior and through to Lead/Manager positions.The positions are available across Mountain View CA , Austin TX, Portland OR, Fort Collins COWe have open positions for...
-
DFT Engineer
1 week ago
san jose, United States Oho Group Ltd Full timeDFT Engineer - all levels.THIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA RISC-V start up is looking for DFT Engineers of all levels. We have roles for all levels from Engineer to Senior and through to Lead/Manager positions.The positions are available across Mountain View CA , Austin TX, Portland OR, Fort Collins COWe have open positions for...
-
DFT Engineer
1 week ago
San Jose, United States Oho Group Ltd Full timeDFT Engineer - all levels.THIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA RISC-V start up is looking for DFT Engineers of all levels. We have roles for all levels from Engineer to Senior and through to Lead/Manager positions.The positions are available across Mountain View CA , Austin TX, Portland OR, Fort Collins COWe have open positions for...
-
DFT Engineer
4 weeks ago
San Diego, California, United States Qualcomm Full timeJob Title: DFT Engineer Job Summary: Qualcomm is seeking a highly skilled DFT Engineer to join our team. As a DFT Engineer, you will be responsible for implementing and verifying advanced DFT/DFD techniques for low power and multi-voltage designs. You will work closely with our team to deploy DFT methodologies that reduce test cost, increase product...
-
ASIC DFT Engineer
1 week ago
San Jose, CA, United States Cisco Systems, Inc. Full timeWho You'll Work With You will be in the Silicon One development organization as an ASIC Implementation Engineer in San Jose, CA with a primary focus on Design-for-Test. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team you...
-
DFT Engineer
7 days ago
San Jose, CA, United States Oho Group Ltd Full timeDFT Engineer - all levels.THIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA RISC-V start up is looking for DFT Engineers of all levels. We have roles for all levels from Engineer to Senior and through to Lead/Manager positions.The positions are available across Mountain View CA , Austin TX, Portland OR, Fort Collins COWe have open positions for...
-
Senior ASIC Implementation Technical Lead
3 weeks ago
San Jose, California, United States Cisco Full timeAbout the RoleWe are seeking a highly skilled Senior ASIC Implementation Technical Lead to join our Silicon One development organization in San Jose, CA. As a key member of our team, you will be responsible for driving Design-for-Test (DFT) requirements early in the design cycle and leading the DFT and quality process through the entire implementation flow...
-
Digital Test Engineer
3 weeks ago
San Jose, California, United States ACL Digital Full timeJob Title: DFT EngineerLocation: San Jose, CA (Hybrid)Duration: Contract ProjectJob Description:We are seeking a highly skilled DFT Engineer to join our team at ACL Digital. As a key member of our design team, you will be responsible for developing and optimizing DFT features for complex digital systems.Key Responsibilities:Develop and optimize DFT features...