Digital Design Verification Engineer

2 days ago


San Francisco CA, United States Apple Inc. Full time

San Francisco Bay Area, California, United States Hardware
Read on to find out what you will need to succeed in this position, including skills, qualifications, and experience.
At Apple, we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming products that will delight and encourage millions of Apple’s customers daily.This role is for a DV engineer who will enable us to produce fully functional first silicon for IP designs. The responsibilities include all phases of pre-silicon verification including but not limited to: establishing DV methodology, test-plan development, verification environment development including stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.
Description
In this role, you will be responsible for ensuring bug‑free first silicon for part of the SoC / IP and are encouraged to develop detailed test and coverage plans based on the micro‑architecture. You are responsible for developing verification methodology suitable for the IP, ensuring a scalable and portable environment. You will get to develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage. A mindset to break the design is highly desirable. Furthermore, you will learn to develop verification plans for all features under your care, implement verification plans, including design bring‑up, DV environment bring‑up, regression enabling all features under your care, and debug of the test failures. You will also learn to develop block, IP and SoC level test‑benches track and report DV progress using a variety of metrics, including bugs and coverage. You will also be expected to make use of LLM and related technologies to achieve efficient execution and improved quality.
Responsibilities
Study design specification and create test plan
Develop infrastructure in SystemVerilog/UVM to stress the design
Develop and fix failures from regressions, close bugs
Use LLMs to do verification efficiently
Minimum Qualifications
BS degree in technical subject area with minimum 3 years of proven experience or equivalent
Preferred Qualifications
Strong knowledge of OOP, SystemVerilog and UVM
Strong knowledge in developing scalable and portable test‑benches
Proven experience with verification methodologies and tools such as simulators, waveform viewer, build and run automation, coverage collection, gate level simulations
Some working experience using LLMs for efficiency and quality
Experience with power‑aware (UPF) or similar verification methodology
Knowledge of one of the scripting languages such as Python, Perl, TCL
Some experience with serial protocols such as PCIe or USB, parallel protocol such as DDR is a plus but not required
Knowledge of formal verification methodology is a plus but not required
Knowledge of emulation for verification technologies is a plus but not required
At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $147,400 and $272,100, and your base pay will depend on your skills, qualifications, experience, and location.
Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.
Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.
Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant. xrczosw
Apple accepts applications to this posting on an ongoing basis.



  • San Francisco, CA, United States Amadeus Search Full time

    Design Verification Engineer – Internal IP A fast-growing AI startup designing next-generation compute hardware. The company specializes in building high-performance IP blocks and accelerators, aiming to enable leading‑edge AI workloads with custom silicon and software stacks. You will lead verification efforts on internal IP blocks that power the...


  • San Francisco, CA, United States EDA CAREERS, (Technology Futures Inc). Full time

    Get AI-powered advice on this job and more exclusive features. Direct message the job poster from EDA CAREERS, (Technology Futures Inc). President at EDA-CAREERS and TECHNOLOGY FUTURES Inc. Virtual with travel as needed My client is the leading independent training company serving the semiconductor design and verification marketplace. This fast...


  • San Francisco, CA, United States Eximietas Design Full time

    Eximietas Design is a leading technology consulting and solutions development firm specializing in VLSI, Cloud Computing, Cyber Security, and AI/ML. Our engineering leadership team brings decades of experience from top-tier semiconductor and technology companies. With a deep commitment to innovation and excellence, we deliver cuttingedge solutions that help...


  • San Francisco, CA, United States Amadeus Search Full time

    Design Verification Engineer Internal IP A fast-growing AI startup designing next-generation compute hardware. The company specializes in building high-performance IP blocks and accelerators, aiming to enable leadingedge AI workloads with custom silicon and software stacks. You will lead verification efforts on internal IP blocks that power the companys...


  • San Francisco, CA, United States Eridu Full time

    Eridu AI is a Silicon Valley hardware startup focused on accelerating training and inference performance for large AI models. Today’s AI model performance is often gated by infrastructure bottlenecks. Eridu AI introduces multiple industry-first innovations across semiconductors, software and systems to deliver solutions that improves AI data center...


  • San Francisco, CA, United States Apple Inc. Full time

    Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer! As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming products that will delight and encourage millions of Apple’s customers...


  • San Francisco, CA, United States Amazon Full time

    As a Design Verification (DV) Engineer, you will be part of an advanced architecture team that is exploring new hardware designs to improve our devices. You will participate in the design verification and bring‑up of such blocks by writing relevant assertions, debugging code, test benches, test harnesses, and otherwise interacting with the extended team. ...


  • San Francisco, CA, United States Amazon Full time

    Amazon Leo is Amazons low Earth orbit satellite network. Our mission is to deliver fast, reliable internet connectivity to customers beyond the reach of existing networks. From individual households to schools, hospitals, businesses, and government agencies, Amazon Leo will serve people and organizations operating in locations without reliable connectivity....


  • San Francisco, California, United States Amadeus Search Full time

     Title: Design Verification Engineer – Internal IPLocation: Bay Area (hybrid) or TorontoAbout the Company:A fast-growing AI startup designing next-generation compute hardware. The company specializes in building high-performance IP blocks and accelerators, aiming to enable leading‐edge AI workloads with custom silicon and software stacks.Role...


  • San Diego, CA, United States Globex Digital Full time

    Job Title: Verification Engineer (SystemVerilog/UVM)📍 Location: Sunnyvale, CA or Austin, TX 5–14 years experience Responsibilities Develop and maintain UVM/SystemVerilog-based verification environments for IP, subsystem, and SoC-level testing. Understand design specifications and create comprehensive test plans based on functional and architectural...