Design Verification Engineering
1 week ago
San Francisco Bay Area, California, United States Hardware
Would you like to join Apples growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering.
Description
In this highly visible role, you will be at the center of a silicon design group with a critical impact on delivering world-class silicon to empower wireless products for hundreds of millions of customers. As a PHY Design Verification Engineer, you will be responsible for pre-silicon RTL verification of wireless PHY and its interfaces with the rest of the wireless communication SoC. You will interact with DV methodologists, designers, and communication systems engineers to develop reusable test bench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.
Responsibilities
Work closely with the system and design teams to review and understand the PHY subsystem microarchitecture, and create verification plans from specifications, review and refine to achieve coverage targets.
Build block/subsystem level test benches with a reference model, using the best-in-class DV methodology. Architect test benches with maximum reusability in mind.
Develop and execute both directed and constrained random tests, debug failures, manage bug tracking, and work with designers to drive closure of issues found.
Create and analyze block/subsystem-level coverage models, and add test cases to increase coverage.
Use machine learning and AI technologies to identify design and test bench issues and ensure DV quality.
Support PHY subsystem validation using Palladium and/or FPGA.
Work with team members to improve DV methodology and flow.
Minimum Qualifications
~ BS and a minimum of 10 years relevant industry experience
Preferred Qualifications
Verification experience of wireless/wired communication block/subsystem.
Advanced knowledge of Verilog, SystemVerilog, UVM, and SystemVerilog Assertion.
Excellent knowledge and experience of ASIC verification flows including test bench development, constrained random testing, and code/functional coverage.
Experience of using Matlab/C reference model and bit-accurate verification.
Verification experience of wireless/wired communication block/subsystem.
Knowledge of wireless protocols such as Bluetooth, UWB, WLAN, or Zigbee.
Proficient in shell and Python scripting, Perl scripting.
Experience of using AI technologies in data mining/analysis.
Experience of Palladium/FPGA validation.
Should be a team player with excellent communication skills, self-motivated and well organized.
At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $181,100 and $318,400, and your base pay will depend on your skills, qualifications, experience, and location.
Apple employees also have the opportunity to become an Apple shareholder through participation in Apples discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apples Employee Stock Purchase Plan. Youll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.
Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.
Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.
Apple accepts applications to this posting on an ongoing basis.
#J-18808-Ljbffr
-
Design Verification Engineer
5 days ago
San Francisco, CA, United States Eximietas Design Full timeEximietas Design is a leading technology consulting and solutions development firm specializing in VLSI, Cloud Computing, Cyber Security, and AI/ML. Our engineering leadership team brings decades of experience from top-tier semiconductor and technology companies. With a deep commitment to innovation and excellence, we deliver cuttingedge solutions that help...
-
Design Verification Engineering
2 weeks ago
San Francisco, CA, United States Eridu AI Full timeJoin to apply for the Design Verification Engineer role at Eridu AI Join to apply for the Design Verification Engineer role at Eridu AI Get AI-powered advice on this job and more exclusive features. This range is provided by Eridu AI. Eridu AI is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate training...
-
Design Verification Engineering
1 week ago
San Francisco, CA, United States Amazon Full timeAs a Design Verification (DV) Engineer, you will be part of an advanced architecture team that is exploring new hardware designs to improve our devices. You will participate in the design verification and bring‑up of such blocks by writing relevant assertions, debugging code, test benches, test harnesses, and otherwise interacting with the extended team. ...
-
Senior Design Verification Engineer
10 hours ago
San Francisco, CA, United States Eximietas Design Full timeA leading technology consulting firm is seeking a Mid-Senior Design Verification Engineer to enhance UVM testbench components for IP, Subsystem, or SoC. The ideal candidate will have over 10 years of experience in Design Verification, a Bachelor's degree in Computer Science or Electrical/Electronics Engineering, and proficiency in SystemVerilog and UVM. This...
-
Design Verification Engineering
1 week ago
San Francisco, CA, United States Amazon Full timeA leading tech company in San Francisco seeks a Design Verification Engineer to develop verification methodologies and plans, ensuring the functionality of complex hardware designs. You will work closely with various engineering teams and require a strong background in System Verilog, UVM, and debugging. Candidates should have a Bachelor's degree and at...
-
Design Verification/ Validation Engineers
1 week ago
San Francisco, CA, United States Apple Inc. Full timeWould you like to join Apple’s growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically...
-
Design Verification Engineer
1 week ago
San Francisco, United States Eridu AI Full timeJoin to apply for the Design Verification Engineer role at Eridu AIJoin to apply for the Design Verification Engineer role at Eridu AIGet AI-powered advice on this job and more exclusive features.This range is provided by Eridu AI. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.Base pay...
-
Design Verification Engineer
2 weeks ago
San Francisco, United States EDA CAREERS, (Technology Futures Inc). Full timeGet AI-powered advice on this job and more exclusive features.Direct message the job poster from EDA CAREERS, (Technology Futures Inc).President at EDA-CAREERS and TECHNOLOGY FUTURES Inc.YOU MUST HAVE WORKING KNOWLEDGE OF EDA tools and Semiconductors!PLEASE HAVE EDA/SEMICONDUCTOR EXPERIENCE WHEN APPLYING!My client is a promising, innovative, well-funded...
-
Design Verification Engineer
4 weeks ago
San Francisco, United States Kasmo Global Full timeTitle : Design Verification Engineer Location : San Jose, C s a Design Verification Engineer, you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug functional errors in RTL model using simulation and debug tools. Maintain...
-
PHY Design Verification Engineer
1 week ago
San Francisco, CA, United States Apple Inc. Full timeSan Francisco Bay Area, California, United States Hardware Check you match the skill requirements for this role, as well as associated experience, then apply with your CV below. Would you like to join Apple’s growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a...