Senior DFT Engineer

2 months ago


US CA Santa Clara NVIDIA Full time

Come be a part of new process technology adoption by joining NVIDIA's Advanced Technology Group Work as part of the advanced technology team to optimize design tradeoffs and methodology on next generation CMOS technology. We are looking for a Senior DFT Engineer to join our dynamic and growing team If you are problem solver and highly motivated individual searching for a collaborative and exciting role, join us today. We encourage applicants with a history of proven success working in a multicultural and diverse environment.

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities which are hard to solve, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human inventiveness and intelligence.

What you'll be doing:

  • You will be responsible for all aspects of testing including methodology, logic insertion, verification, test pattern generation, test program bring-up, and complex debug/FA to resolve any issues.

  • Finding the right tradeoffs between test time and the ability to collect necessary data to monitor the health of next generation process nodes.

  • Work as part of the team to design and tapeout advanced packaging vehicles.

What we need to see:

  • Hold a BS in Electrical or Computer Engineering or equivalent experience.

  • 8+ years experience in design for test.

  • In-depth knowledge of various test architectures including IEEE1149.1, IEEE1500, SSN scan compression, IOBIST, and memory BIST.

  • Expertise in design verification and pattern generation. This includes developing new flows and enhancing existing flows.

  • Experience in doing ATE test program development and bring-up including specing custom test methods needed for data collection.

  • Hands-on knowledge of industry standard DFT EDA tools.

  • Proficiency in programming and scripting languages, such as Python, TCL, and Perl.

Ways to stand out from the crowd:

  • Experience with DDR and HBM high speed I/O testing.

  • Hands on experience with failure analysis equipment like LVP, photon emission, and ebeam probing.

  • Proficiency with Advantest 93k testers.

NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and talented people in the world working for us. If you're creative and autonomous, we want to hear from you.

The base salary range is 164,000 USD - 304,750 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

You will also be eligible for equity and benefits. NVIDIA accepts applications on an ongoing basis.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.



  • Santa Clara, California, United States NVIDIA Full time

    Role OverviewNVIDIA is a pioneer in the field of computer graphics, parallel computing, and AI. As a Senior DFT Methodology Engineer, you will be part of a team that crafts innovative solutions for cutting-edge test techniques, in-system test architecture, and verification and post-silicon validation of complex semiconductor chips.Key ResponsibilitiesAs a...

  • DFT Engineer

    1 month ago


    santa clara, United States Theery Full time

    DFT EngineerPositions are open for full-time in the areas of DFT design from unit level to chip level, involving all aspects of DFT design functions from scan, MBIST, to ATPG. Roles in the areas of CPU and SOC DFT design and verification.ResponsibilitiesDefine DFT strategy and methodologiesDesign the DFT featuresDefine test structures, debug structures, and...

  • DFT Engineer

    1 month ago


    santa clara, United States Theery Full time

    DFT EngineerPositions are open for full-time in the areas of DFT design from unit level to chip level, involving all aspects of DFT design functions from scan, MBIST, to ATPG. Roles in the areas of CPU and SOC DFT design and verification.ResponsibilitiesDefine DFT strategy and methodologiesDesign the DFT featuresDefine test structures, debug structures, and...

  • DFT Engineer

    2 months ago


    Santa Clara, United States Theery Full time

    DFT EngineerPositions are open for full-time in the areas of DFT design from unit level to chip level, involving all aspects of DFT design functions from scan, MBIST, to ATPG. Roles in the areas of CPU and SOC DFT design and verification.ResponsibilitiesDefine DFT strategy and methodologiesDesign the DFT featuresDefine test structures, debug structures, and...

  • Senior DFT Engineer

    3 weeks ago


    Santa Clara, United States NVIDIA Full time

    Come be a part of new process technology adoption by joining NVIDIA's Advanced Technology Group! Work as part of the advanced technology team to optimize design tradeoffs and methodology on next generation CMOS technology. We are looking for a Senior DFT Engineer to join our dynamic and growing team! If you are problem solver and highly motivated individual...

  • DFT Engineer Intern

    7 months ago


    Santa Clara, United States Ambarella Full time

    Position Responsibilities: Logic Design to support DFT features Automate DFT Flows (Scan, Compression & MBIST) used for complex multi-million gate SoC Verification of DFT Logic and analysis of fault coverage Timing analysis for DFT Modes   Minimum Requirements: MSEE in Electrical / Computer Engineering Knowledge of DFT fundamentals ...

  • DFT Engineer

    3 weeks ago


    San Jose, CA, United States Oho Group Ltd Full time

    DFT Engineer - all levels.THIS IS NOT AN ENTRY LEVEL ROLE - PLEASE NO RECENT GRADUATESA RISC-V start up is looking for DFT Engineers of all levels. We have roles for all levels from Engineer to Senior and through to Lead/Manager positions.The positions are available across Mountain View CA , Austin TX, Portland OR, Fort Collins COWe have open positions for...

  • DFT (SOC or CPU) Lead

    1 month ago


    santa clara, United States Fierceli Inc Full time

    This is a lead role - Senior with 10+ yrs of relevant experienceRequirementsGood knowledge of digital logic design, microprocessor, debug feature, DFT architecture, CPU architecture, and microarchitectureKnowledge of DFT and structural debug concepts and methodologies: JTAG, IEEE1500, MBIST, scan dump, memory dumpKnowledge of Verilog and experience with...

  • DFT (SOC or CPU) Lead

    1 month ago


    Santa Clara, United States Fierceli Inc Full time

    This is a lead role - Senior with 10+ yrs of relevant experienceRequirementsGood knowledge of digital logic design, microprocessor, debug feature, DFT architecture, CPU architecture, and microarchitectureKnowledge of DFT and structural debug concepts and methodologies: JTAG, IEEE1500, MBIST, scan dump, memory dumpKnowledge of Verilog and experience with...

  • DFT Engineer

    3 weeks ago


    San Jose, CA, United States Synapse Design Inc. Full time

    ""6+ years of industry experience required""Skill Set: BS or above in electrical engineering or computer engineering Experience with Hierarchical DFT Architecture Experience in Scan Insertion, test Muxing, ATPG, MBist & pre/post-layout simulation Expertise in Top Level DFT switching with DFT Architecture experience will add value Expertise in test clock...

  • ASIC DFT Engineer

    3 weeks ago


    San Jose, CA, United States Cisco Systems, Inc. Full time

    Who You'll Work With You will be in the Silicon One development organization as an ASIC Implementation Engineer in San Jose, CA with a primary focus on Design-for-Test. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team you...

  • DFT (SOC or CPU) Lead

    3 weeks ago


    Santa Clara, CA, United States Fierceli Inc Full time

    This is a lead role - Senior with 10+ yrs of relevant experienceRequirementsGood knowledge of digital logic design, microprocessor, debug feature, DFT architecture, CPU architecture, and microarchitectureKnowledge of DFT and structural debug concepts and methodologies: JTAG, IEEE1500, MBIST, scan dump, memory dumpKnowledge of Verilog and experience with...

  • Senior DFT Engineer

    3 weeks ago


    Palo Alto, CA, United States NVIDIA Full time

    Come be a part of new process technology adoption by joining NVIDIA's Advanced Technology Group! Work as part of the advanced technology team to optimize design tradeoffs and methodology on next generation CMOS technology. We are looking for a Senior DFT Engineer to join our dynamic and growing team! If you are problem solver and highly motivated individual...

  • Senior DFT Engineer

    3 weeks ago


    San Jose, CA, United States NVIDIA Full time

    Come be a part of new process technology adoption by joining NVIDIA's Advanced Technology Group! Work as part of the advanced technology team to optimize design tradeoffs and methodology on next generation CMOS technology. We are looking for a Senior DFT Engineer to join our dynamic and growing team! If you are problem solver and highly motivated individual...


  • Santa Clara, California, United States NVIDIA Full time

    We are seeking a highly skilled DFT Methodology Engineer to join our team at NVIDIA. As a member of our cross-functional team, you will be responsible for implementing state-of-the-art designs in test access mechanisms, I1149.1, I1500, I1687, IO BIST, memory BIST, scan and array dump, and DFX security methodology.You will work closely with our engineers to...


  • Santa Clara, California, United States Palo Alto Networks Full time

    Job DescriptionJob Title: Senior Staff Hardware Test EngineerJob Summary:We are seeking a highly skilled Senior Staff Hardware Test Engineer to join our team at Palo Alto Networks. As a key member of our World-Wide Operations team, you will be responsible for architecting structural test development for NPI and sustaining products.Key...

  • Senior VLSI Engineer

    1 month ago


    Santa Clara, California, United States Axiom Software Solutions Limited Full time

    Job Title: FA Engineer VLSILocation: Santa Clara, CAJob Summary:We are seeking a highly skilled VLSI Engineer to join our team at Axiom Software Solutions Limited. The successful candidate will work on NVIDIA flagship server systems in NPI and production, driving yield improvement and fixing failure pareto. The role involves handling failure analysis of...


  • Santa Clara, California, United States Astera Labs Full time

    Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure.Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that is...


  • Santa Clara, California, United States Palo Alto Networks Full time

    Our MissionPalo Alto Networks is committed to protecting the digital way of life. We strive to be the cybersecurity partner of choice, providing innovative solutions to safeguard our customers' digital assets.Who We AreWe are a team of passionate professionals dedicated to disrupting the status quo in cybersecurity. Our values of innovation, collaboration,...


  • Santa Clara, California, United States Fierceli Inc Full time

    This is a senior role that requires 10+ years of experience in digital logic design, microprocessor architecture, and DFT concepts.Key ResponsibilitiesDevelop and implement DFT architectures for CPU and microprocessor designs.Lead a team in debugging and testing DFT features.Collaborate with cross-functional teams to design and develop digital logic...