Sr. SOC Physical Design STA/Timing Engineer

3 weeks ago

Sunnyvale CA United States SpaceX Full time

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.

SR. SOC PHYSICAL DESIGN STA/TIMING ENGINEER (SILICON ENGINEERING)

At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink is the world's largest satellite constellation and is providing fast, reliable internet to 2M+ users worldwide. We design, build, test, and operate all parts of the system - thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We've only begun to scratch the surface of Starlink's potential global impact and are looking for best-in-class engineers to help maximize Starlink's utility for communities and businesses around the globe.

We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting-edge next-generation ASICs for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network.

RESPONSIBILITIES:

  • Develop/support automated block and full chip level advanced timing/noise signoff flows (with advanced and parametric on chip variation, and voltage drop aware STA)
  • Define block and full chip timing signoff criterion, methodology, constraints, modes and scenarios and close timing at multi-corner and multi-mode environments
  • Develop/support signoff STA timing/power optimization engineering change order flows (Timing ECOs) and integrate them into physical design flow
  • Work with systems and architecture, SOC integration, verification, DFT, mixed signal, IP owners, synthesis, and place/route teams to address the design challenges in the context of timing sign-off
  • Generate block timing budgets, clock and I/O context files
  • Debug and drive fixing of constraint correlation issues between top and block level
  • Develop clock network simulation and jitter analysis methodologies
  • Drive custom IP integration, custom timing check flow enablement and closure until tapeout
  • Guide full chip team to plan and build reference/special clock trees for minimal jitter and insertion delay
  • Develop and run block/full chip level noise analysis flows and drive the noise/signal integrity closure with block and full chip engineers
  • Work with voltage drop, architecture, package teams to understand voltage drops, guard banding requirements, voltage and library selection for signoff STA and noise analysis

BASIC QUALIFICATIONS:

  • Bachelor's degree in electrical engineering, computer engineering or computer science
  • 5+ years of experience in static timing analysis and timing closure of high-performance SOC designs

PREFERRED SKILLS AND EXPERIENCE:

  • Full chip and block level STA tapeout experience, constraint generation and partitioning.
  • Knowledge of deep sub-micron FinFET technology nodes (7nm and below) timing challenges, multi-corner and multimode timing closure, process variations, voltage drop aware STA, and clock reconvergence pessimism removal
  • Experience with memories, I/Os, Analog IPs, SerDes, DDR, etc. preferred
  • Experience in industry standard STA and Noise/Signal integrity analysis tools
  • Experience in clock jitter simulation and analysis methodologies
  • Experience with clock domain crossings, DFT/Scan/MBIST/LBIST and understanding of their impact on physical design and timing closure
  • Deep understanding of ASIC synthesis and physical design flows and methodologies
  • Experience with high reliability design and implementations
  • Excellent scripting skills (csh/bash, Perl, Python, TCL, Makefile, etc.)
  • Self-driven individual with a can-do attitude, and an ability to work in a dynamic group environment

ADDITIONAL REQUIREMENTS:

  • Must be willing to travel when needed (typically

  • Sr. SOC Physical Design STA

    2 weeks ago

    Sunnyvale, United States SpaceX Full time

    SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC PHYSICAL DESIGN STA/TIMING ENGINEER (SILICON ENGINEERING) At SpaceX...

  • SOC/ASIC Synthesis

    2 weeks ago

    Sunnyvale, United States SpaceX Full time

    SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SOC/ASIC SYNTHESIS & FRONT-END STA ENGINEER (SILICON ENGINEERING) At SpaceX...

  • Sr./Staff Physical Design Engineer

    2 weeks ago

    Santa Clara, CA, United States Ambarella Full time

    Responsibilities:The Physical Design Engineer will be an integral part of the physical design team with all aspects of physical design implementation and verification tasks for Ambarella’s cutting edge low power AI SoC from Netlist to GDSII.The Physical Design Engineer will be responsible for the following areas throughout all phase of SoC...

  • Sr. SOC/ASIC Physical Verification Engineer

    2 weeks ago

    Sunnyvale, United States SpaceX Full time

    SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX...

  • Principal SOC/ASIC Physical Design Engineer

    3 days ago

    Sunnyvale, United States Space Exploration Technologies Corporation Full time

    PRINCIPAL SOC/ ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING) At SpaceX were leveraging our experience in building rockets and spacecraft to deploy Starlink, the worlds most advanced broadband internet system. Starlink is the worlds largest s Engineer, Design Engineer, Principal, Design, Physical, Product Engineer, Technology, Business Services

  • Physical Design Engineer

    1 week ago

    Sunnyvale, United States L&T Technology Services Full time

    Location: Austin, TX or Sunnyvale, CA Maximise your chances of a successful application to this job by ensuring your CV and skills are a good match. Qualification/Experience/Skills Required: 10+ years industry experience, BS EE. Hands-on tape-out experience performing timing and physical verification closure on 5nm FinFET TSMC process or similar/lower...

  • Physical Design Engineer

    1 month ago

    Sunnyvale, United States L&T Technology Services Full time

    Location: Austin, TX or Sunnyvale, CAQualification/Experience/Skills Required:10+ years industry experience, BS EE.Hands-on tape-out experience performing timing and physical verification closure on 5nm FinFET TSMC process or similar/lower technology nodes.Hands-on experience with block level physical design (Floorplanning to GDSII).Experience with SoC level...

  • Physical Design Engineer

    1 month ago

    Sunnyvale, United States L&T Technology Services Full time

    Location: Austin, TX or Sunnyvale, CAQualification/Experience/Skills Required:10+ years industry experience, BS EE.Hands-on tape-out experience performing timing and physical verification closure on 5nm FinFET TSMC process or similar/lower technology nodes.Hands-on experience with block level physical design (Floorplanning to GDSII).Experience with SoC level...

  • Physical Design Engineer

    1 month ago

    Sunnyvale, United States L&T Technology Services Full time

    Location: Austin, TX or Sunnyvale, CAQualification/Experience/Skills Required:10+ years industry experience, BS EE.Hands-on tape-out experience performing timing and physical verification closure on 5nm FinFET TSMC process or similar/lower technology nodes.Hands-on experience with block level physical design (Floorplanning to GDSII).Experience with SoC level...

  • ASIC Physical Design Engineer

    1 week ago

    Sunnyvale, United States Diverse Lynx Full time

    Role ASIC Physical Design Engineer Location Austin, TX, Sunnyvale, CA (Onsite) Client: LTTS/Meta Job Descriptions The role requires individuals with experience in backend implementation from Netlist to GDSII in low power and high-performance designs to build efficient System on Chip (SoC) and IP for data center applications. Required Skills Develop...

  • SoC Design Engineer

    4 weeks ago

    Spicewood, TX, United States ARM Full time

    Multiple roles available with leveling based on experience! Job OverviewOur Systems Development team designs subsystems for various application segments, using the latest IP products from Arm and other vendors. We are looking for a creative and enthusiastic SoC Design Engineer to join the team and help develop these systems. As a SoC Design Engineer you...

  • Senior Principal Engineer

    3 weeks ago

    Sunnyvale, United States ARM Full time

    Job DescriptionJob Overview:Arm has formed a new group to develop outstanding silicon demonstrators based on Arm’s IP compute sub-system solutions and addressing markets such as premium mobile, infrastructure and automotive. Using the latest nodes, e.g. 3nm today, and applying the latest SoC 2.5D and 3D technology, Arm’s ambition is to demonstrate...

  • ASIC Front-end Implementation Engineer, Staff

    6 days ago

    Sunnyvale, United States Synopsys Full time

    ASIC Front-end Implementation Engineer Job Description and Requirements At Synopsys, we are at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we are powering it all with the world’s most...

  • SoC Modeling ASIC Engineer

    4 weeks ago

    Sunnyvale, United States META Full time

    Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR) and Virtual Reality (VR). The compute performance and power efficiency requirements of Virtual and Augmented Reality require custom silicon. Reality Labs Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed...

  • SoC I/O Subsystem Design Engineer

    4 weeks ago

    Austin, TX, United States ARM Full time

    Are you ready for a new and exciting challenge? If you are a self-motivated design engineer with expertise in micro-architecture, logic design and PCIe and looking to make a difference in an innovative and inclusive team, you’ve come to the right place!ResponsibilitiesAs a creative design engineer with a knowledge of I/O subsystems and SoCs you will be...

  • SoC Design Lead

    4 weeks ago

    Del Valle, TX, United States ARM Full time

    Job Overview Would you love a wider exposure across multiple IP products? Do you want an opportunity to work globally with various internal teams to deliver systems optimized for performance and power? Then we want to speak with you! Our Systems Development team designs subsystems for various application segments, using the latest IP products from Arm...

  • SoC Design Engineer

    4 weeks ago

    Sunnyvale, United States L&T Technology Services Full time

    Location: Austin, TX or Sunnyvale, CA Minimum Qualifications: Experience with current emulation technologies and methods, including simulation acceleration, in-circuit emulation, speed bridges, virtual prototyping, hybrid methods. Understanding of compilation and build flow with experience building images from scratch with necessary design modifications to...

  • SoC Design Engineer

    4 weeks ago

    Sunnyvale, United States L&T Technology Services Full time

    Location: Austin, TX or Sunnyvale, CA Please make sure you read the following details carefully before making any applications. Minimum Qualifications: Experience with current emulation technologies and methods, including simulation acceleration, in-circuit emulation, speed bridges, virtual prototyping, hybrid methods. Understanding of compilation and...

  • Low Power SoC Hardware Architect

    2 weeks ago

    Sunnyvale, CA, United States Baidu Full time

    Do you want to be part of the AI revolution? Do you want to think out of the box, thriving on challenges in AI industry and have the desire to solve them? Do you want to work with a world-class team to explore the fast-growing AI hardware opportunities and impact on AI industry?We’re looking forward to you joining us to collaborate, contribute, and...

  • ASIC Design Engineer, Hardware Compute Group

    1 month ago

    Sunnyvale, United States Amazon.com Services LLC Full time

    As a ASIC Design Engineer, you work with a team creating hardware accelerator IP to be deployed in a range of Amazon devices. You will develop hardware IP to accelerate applications in machine learning, computer vision and robotics. You will work closely with scientists, SoC Architects, software and verification to develop IP that meets the power,...