SOC/ASIC Synthesis
4 weeks ago
SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.
SOC/ASIC SYNTHESIS & FRONT-END STA ENGINEER (SILICON ENGINEERING)
At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to 1.5M+ users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We’ve only begun to scratch the surface of Starlink’s potential global impact and are looking for best-in-class engineers to help maximize Starlink’s utility for communities and businesses around the globe.
We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting-edge next-generation ASICs for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network.
RESPONSIBILITIES:
- Full chip and block level timing constraint development, consistent full chip and block constraint partitioning
- Develop block and full chip level timing constraints for test modes
- Timing closure ownership throughout the entire project cycle (RTL, synthesis, and physical implementation)
- Analysis of clock domain crossing paths at block and full chip level
- Work with mixed signal IP/PLL/SerDes/PHY teams to drive integration, timing, logical equivalence checking and analysis of various IPs into RTL
- Develop/modify/run RTL logic synthesis, formal verification, power intent verification and post synthesis timing validation flows
- Execute low power design and physical synthesis, deploying knowledge of unified power format and power intent verification
- Implement Functional ECOs for complex blocks
- Some logic design in Verilog/SystemVerilog and confirmation of quality of coding through LINT and clock domain crossing flows
- Deploy and enhance methodology and flows related to timing constraint generation and verification and timing closure
- Work closely with chip architecture, design verification, physical design, DFT, and power teams to achieve tapeout success on designs – generally bridging the RTL and place and route
- Work with multi-disciplinary groups to make sure RTL/Netlists are on schedule and delivered with the highest quality by incorporating automated checks at every stage of the design process
BASIC QUALIFICATIONS:
- Bachelor’s degree in electrical engineering, computer engineering or computer science
- 3+ years of experience working as a synthesis and/or front-end STA engineer
PREFERRED SKILLS AND EXPERIENCE:
- Experience in ASIC multimode constraint generation, constraint partitioning and timing closure in advanced nodes
- Experience with test modes, mode merging to optimize physical design implementation and STA Signoff
- Experience with power intent and upf development for block and SOC top
- Familiar with formal verification and implementing functional ECOs
- Knowledge of deep sub-micron FinFET technology nodes (7nm and below) timing challenges, multi-corner and multimode timing closure, process variations (AOCV, POCV based STA), voltage drop aware STA, and clock reconvergence pessimism removal
- Hands-on experience in industry standard physical synthesis and STA tools (Synopsys DC, Primetime or equivalent)
- Experience with clock domain crossings, DFT/Scan/MBIST/LBIST and understanding of their impact on synthesis, physical design and timing closure
- Deep understanding of ASIC design flow, top-down and bottom-up design methodologies
- Knowledge of low-power methodologies and leakage/dynamic power optimization flows and techniques
- Familiar with implementation or integration of design blocks using Verilog/SystemVerilog
- Experience with high reliability design and implementations
- Excellent scripting skills (csh/bash, Perl, Python, TCL, Makefile etc.)
- Self-driven individual with a can-do attitude, and an ability to work in a dynamic group environment
ADDITIONAL REQUIREMENTS:
- Must be willing to travel when needed (typically
-
SoC Modeling ASIC Engineer
1 month ago
Sunnyvale, United States META Full timeReality Labs focuses on delivering Meta's vision through Augmented Reality (AR) and Virtual Reality (VR). The compute performance and power efficiency requirements of Virtual and Augmented Reality require custom silicon. Reality Labs Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed...
-
ASIC Design Engineer, Hardware Compute Group
2 months ago
Sunnyvale, United States Amazon.com Services LLC Full timeAs a ASIC Design Engineer, you work with a team creating hardware accelerator IP to be deployed in a range of Amazon devices. You will develop hardware IP to accelerate applications in machine learning, computer vision and robotics. You will work closely with scientists, SoC Architects, software and verification to develop IP that meets the power,...
-
ASIC Design Engineer, Hardware Compute Group
21 hours ago
Sunnyvale, United States Amazon.com Services LLC Full timeAs a ASIC Design Engineer, you work with a team creating hardware accelerator IP to be deployed in a range of Amazon devices. You will develop hardware IP to accelerate applications in machine learning, computer vision and robotics. You will work closely with scientists, SoC Architects, software and verification to develop IP that meets the power,...
-
ASIC Physical Design Engineer
3 weeks ago
Sunnyvale, United States Diverse Lynx Full timeRole ASIC Physical Design Engineer Location Austin, TX, Sunnyvale, CA (Onsite) Client: LTTS/Meta Job Descriptions The role requires individuals with experience in backend implementation from Netlist to GDSII in low power and high-performance designs to build efficient System on Chip (SoC) and IP for data center applications. Required Skills Develop...
-
Sr. SOC/ASIC Physical Verification Engineer
4 weeks ago
Sunnyvale, United States SpaceX Full timeSpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX...
-
Sunnyvale, United States SpaceX Full timeSpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX...
-
ASIC Engineer, Power
18 hours ago
Sunnyvale, United States Meta Inc Full timeMeta is hiring ASIC Power Engineers within our Infrastructure organization to work on low level power designs. We are looking for individuals with experience in power modeling for ASICs (architecture to silicon), developing flows around EDA tools, and low-power design to build efficient System on Chip (SoC) and IP for data center applications. ASIC Engineer,...
-
Sr. SOC Physical Design STA
4 weeks ago
Sunnyvale, United States SpaceX Full timeSpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC PHYSICAL DESIGN STA/TIMING ENGINEER (SILICON ENGINEERING) At SpaceX...
-
Sr. SOC Physical Design STA
19 hours ago
Sunnyvale, United States SpaceX Full timeSpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC PHYSICAL DESIGN STA/TIMING ENGINEER (SILICON ENGINEERING) At SpaceX...
-
ASIC Engineer, Power
24 hours ago
Sunnyvale, United States Meta Inc Full timeSummary: Meta is hiring ASIC Power Engineers within our Infrastructure organization to work on low level power designs. We are looking for individuals with experience in power modeling for ASICs (architecture to silicon), developing flows around EDA tools, and low-power design to build efficient System on Chip (SoC) and IP for data center...
-
RTL ASIC Design Engineer
1 month ago
Sunnyvale, United States Wipro Full timeRTL ASIC Design Engineers with 8 to 15+ years of experience.No of Openings: 2 Sunnyvale, CAJob Description:· 8+ years of Exp with Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB...
-
RTL ASIC Design Engineer
3 weeks ago
Sunnyvale, United States Wipro Full timeRTL ASIC Design Engineers with 8 to 15+ years of experience.No of Openings: 2 Sunnyvale, CAJob Description:· 8+ years of Exp with Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB...
-
RTL ASIC Design Engineer
2 months ago
Sunnyvale, United States Wipro Full timeRTL ASIC Design Engineers with 8 to 15+ years of experience.No of Openings: 2 Sunnyvale, CAJob Description:· 8+ years of Exp with Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB...
-
RTL ASIC Design Engineer
55 minutes ago
Sunnyvale, United States Wipro Full timeRTL ASIC Design Engineers with 8 to 15+ years of experience.No of Openings: 2 Sunnyvale, CAJob Description:· 8+ years of Exp with Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB...
-
ASIC Engineer, Power
5 days ago
Sunnyvale, United States META Full timeSummary: Meta is hiring ASIC Power Engineers within our Infrastructure organization to work on low level power designs. We are looking for individuals with experience in power modeling for ASICs (architecture to silicon), developing flows around EDA tools, and low-power design to build efficient System on Chip (SoC) and IP for data center...
-
RTL ASIC design engineer
2 months ago
Sunnyvale, United States Wipro Full time· Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB /SATA/ PCIe controller or such complex protocols is a plus.· Hands on experience in Multi Clock designs, Asynchronous interface...
-
RTL ASIC design engineer
2 months ago
Sunnyvale, United States Wipro Full time· Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB /SATA/ PCIe controller or such complex protocols is a plus.· Hands on experience in Multi Clock designs, Asynchronous interface...
-
RTL ASIC design engineer
2 months ago
Sunnyvale, United States Wipro Full time· Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB /SATA/ PCIe controller or such complex protocols is a plus.· Hands on experience in Multi Clock designs, Asynchronous interface...
-
ASIC Engineer, Design Verification
1 week ago
Sunnyvale, United States Maxonic Full timeMaxonic maintains a close and long-term relationship with our direct client. In support of their needs, we are looking for a ASIC EngineerJob Description:Job Title: ASIC Engineer As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Facebook's data...
-
ASIC Engineer, Design Verification
1 day ago
Sunnyvale, United States Maxonic Full timeMaxonic maintains a close and long-term relationship with our direct client. In support of their needs, we are looking for a ASIC EngineerJob Description:Job Title: ASIC Engineer As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Facebook's data...
