Sr. SOC Physical Design STA
4 weeks ago
SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.
SR. SOC PHYSICAL DESIGN STA/TIMING ENGINEER (SILICON ENGINEERING)
At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to 1.5M+ users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We’ve only begun to scratch the surface of Starlink’s potential global impact and are looking for best-in-class engineers to help maximize Starlink’s utility for communities and businesses around the globe.
We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting-edge next-generation ASICs for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network.
RESPONSIBILITIES:
- Develop/support automated block and full chip level advanced timing/noise signoff flows (with advanced and parametric on chip variation, and voltage drop aware STA)
- Define block and full chip timing signoff criterion, methodology, constraints, modes and scenarios and close timing at multi-corner and multi-mode environments
- Develop/support signoff STA timing/power optimization engineering change order flows (Timing ECOs) and integrate them into physical design flow
- Work with systems and architecture, SOC integration, verification, DFT, mixed signal, IP owners, synthesis, and place/route teams to address the design challenges in the context of timing sign-off
- Generate block timing budgets, clock and I/O context files
- Debug and drive fixing of constraint correlation issues between top and block level
- Develop clock network simulation and jitter analysis methodologies
- Drive custom IP integration, custom timing check flow enablement and closure until tapeout
- Guide full chip team to plan and build reference/special clock trees for minimal jitter and insertion delay
- Develop and run block/full chip level noise analysis flows and drive the noise/signal integrity closure with block and full chip engineers
- Work with voltage drop, architecture, package teams to understand voltage drops, guard banding requirements, voltage and library selection for signoff STA and noise analysis
BASIC QUALIFICATIONS:
- Bachelor’s degree in electrical engineering, computer engineering or computer science
- 5+ years of experience in static timing analysis and timing closure of high-performance SOC designs
PREFERRED SKILLS AND EXPERIENCE:
- Full chip and block level STA tapeout experience, constraint generation and partitioning.
- Knowledge of deep sub-micron FinFET technology nodes (7nm and below) timing challenges, multi-corner and multimode timing closure, process variations, voltage drop aware STA, and clock reconvergence pessimism removal
- Experience with memories, I/Os, Analog IPs, SerDes, DDR, etc. preferred
- Experience in industry standard STA and Noise/Signal integrity analysis tools
- Experience in clock jitter simulation and analysis methodologies
- Experience with clock domain crossings, DFT/Scan/MBIST/LBIST and understanding of their impact on physical design and timing closure
- Deep understanding ofASIC synthesis and physical design flows and methodologies
- Experience with high reliability design and implementations
- Excellent scripting skills (csh/bash, Perl, Python, TCL, Makefile, etc.)
- Self-driven individual with a can-do attitude, and an ability to work in a dynamic group environment
ADDITIONAL REQUIREMENTS:
- Must be willing to travel when needed (typically
-
SOC/ASIC Synthesis
4 weeks ago
Sunnyvale, United States SpaceX Full timeSpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SOC/ASIC SYNTHESIS & FRONT-END STA ENGINEER (SILICON ENGINEERING) At SpaceX...
-
Silicon Physical Design Engineer
1 week ago
Sunnyvale, United States Actalent Full timeDescription: Run Logic/Physical Synthesis and generate optimized Gate Level Netlist for Timing Area Power. Debug the timing/area/congestion issues and work with RTL Physical designers to resolve them. Qualifications: 10 Years of experience in backend implementation such as synthesis timing closure power analysis etc. Experience with power analysis and...
-
Silicon Physical Design Engineer
7 days ago
Sunnyvale, United States Actalent Full timeDescription: Run Logic/Physical Synthesis and generate optimized Gate Level Netlist for Timing Area Power. Debug the timing/area/congestion issues and work with RTL Physical designers to resolve them. Qualifications: 10 Years of experience in backend implementation such as synthesis timing closure power analysis etc. Experience with power analysis and tools...
-
Silicon Physical Design Engineer
14 hours ago
Sunnyvale, United States Actalent Full timeDescription: Run Logic/Physical Synthesis and generate optimized Gate Level Netlist for Timing Area Power. Debug the timing/area/congestion issues and work with RTL Physical designers to resolve them. Qualifications: 10 Years of experience in backend implementation such as synthesis timing closure power analysis etc. Experience with power analysis and tools...
-
Sr. SOC/ASIC Physical Verification Engineer
23 hours ago
Sunnyvale, United States SpaceX Full timeSpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX...
-
Sr. SOC/ASIC Physical Verification Engineer
4 weeks ago
Sunnyvale, United States SpaceX Full timeSpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. SOC/ASIC PHYSICAL VERIFICATION ENGINEER (SILICON ENGINEERING) At SpaceX...
-
Silicon Physical Design Engineer
1 week ago
Sunnyvale, United States Actalent Full timeDescription: Run Logic/Physical Synthesis and generate optimized Gate Level Netlist for Timing Area Power. Debug the timing/area/congestion issues and work with RTL Physical designers to resolve them. Qualifications: + 10 Years of experience in backend implementation such as synthesis timing closure power analysis etc. + Experience with power analysis and...
-
Cellular SOC Design Verification Engineer
1 week ago
Sunnyvale, United States Apple Full timeCellular SOC Design Verification Engineer Do you have a passion for invention and self-challenge? This position allows you to be a part of one of the most innovative and key projects that Apple’s Silicon Engineering Group has embarked upon to date.As part of our team, you will have the opportunity to take the lead and contribute to verifying a set of...
-
SoC Design Engineer
1 week ago
Sunnyvale, United States L&T Technology Services Full timeLocation: Austin, TX or Sunnyvale, CA Minimum Qualifications: Experience with current emulation technologies and methods, including simulation acceleration, in-circuit emulation, speed bridges, virtual prototyping, hybrid methods. Understanding of compilation and build flow with experience building images from scratch with necessary design modifications to...
-
Senior Design Engineer
3 days ago
Sunnyvale, United States Tachyum Full timeResponsibilities Working on high performance L2 Cache unit serving the needs of state-of-the art AI processing elements Qualifications Requires 2 to 4 years of experience (will consider bright individuals even with lower experience) and the following skills: Understanding of high speed and low power processor pipeline designs / ASICs / SoCs and multi-core...
-
Senior Design Engineer
21 hours ago
Sunnyvale, United States Tachyum Full timeResponsibilities Working on high performance L2 Cache unit serving the needs of state-of-the art AI processing elements Qualifications Requires 2 to 4 years of experience (will consider bright individuals even with lower experience) and the following skills: Understanding of high speed and low power processor pipeline designs / ASICs / SoCs and multi-core...
-
Physical Design Engineer
7 days ago
Sunnyvale, United States L&T Technology Services Full timeLocation: Austin, TX or Sunnyvale, CA Qualification/Experience/Skills Required: 10+ years industry experience, BS EE. Hands-on tape-out experience performing timing and physical verification closure on 5nm FinFET TSMC process or similar/lower technology nodes. Hands-on experience with block level physical design (Floorplanning to GDSII). Experience with SoC...
-
SoC Design Engineer
1 month ago
Sunnyvale, United States L&T Technology Services Full timeLocation: Austin, TX or Sunnyvale, CA Minimum Qualifications: Experience with current emulation technologies and methods, including simulation acceleration, in-circuit emulation, speed bridges, virtual prototyping, hybrid methods. Understanding of compilation and build flow with experience building images from scratch with necessary design modifications to...
-
SoC Design Engineer
1 month ago
Sunnyvale, United States L&T Technology Services Full timeLocation: Austin, TX or Sunnyvale, CA Please make sure you read the following details carefully before making any applications. Minimum Qualifications: Experience with current emulation technologies and methods, including simulation acceleration, in-circuit emulation, speed bridges, virtual prototyping, hybrid methods. Understanding of compilation and...
-
Physical Design Engineer
2 days ago
Sunnyvale, United States L&T Technology Services Full timeLocation: Austin, TX or Sunnyvale, CA Qualification/Experience/Skills Required: 10+ years industry experience, BS EE. Hands-on tape-out experience performing timing and physical verification closure on 5nm FinFET TSMC process or similar/lower technology nodes. Hands-on experience with block level physical design (Floorplanning to GDSII). Experience with...
-
Physical Design Engineer
2 months ago
Sunnyvale, United States L&T Technology Services Full timeLocation: Austin, TX or Sunnyvale, CAQualification/Experience/Skills Required:10+ years industry experience, BS EE.Hands-on tape-out experience performing timing and physical verification closure on 5nm FinFET TSMC process or similar/lower technology nodes.Hands-on experience with block level physical design (Floorplanning to GDSII).Experience with SoC level...
-
Physical Design Engineer
2 months ago
Sunnyvale, United States L&T Technology Services Full timeLocation: Austin, TX or Sunnyvale, CAQualification/Experience/Skills Required:10+ years industry experience, BS EE.Hands-on tape-out experience performing timing and physical verification closure on 5nm FinFET TSMC process or similar/lower technology nodes.Hands-on experience with block level physical design (Floorplanning to GDSII).Experience with SoC level...
-
Physical Design Engineer
2 months ago
Sunnyvale, United States L&T Technology Services Full timeLocation: Austin, TX or Sunnyvale, CAQualification/Experience/Skills Required:10+ years industry experience, BS EE.Hands-on tape-out experience performing timing and physical verification closure on 5nm FinFET TSMC process or similar/lower technology nodes.Hands-on experience with block level physical design (Floorplanning to GDSII).Experience with SoC level...
-
Physical Design Engineer
20 hours ago
Sunnyvale, United States L&T Technology Services Full timeLocation: Austin, TX or Sunnyvale, CAQualification/Experience/Skills Required:10+ years industry experience, BS EE.Hands-on tape-out experience performing timing and physical verification closure on 5nm FinFET TSMC process or similar/lower technology nodes.Hands-on experience with block level physical design (Floorplanning to GDSII).Experience with SoC level...
-
Senior Principal Engineer
1 month ago
Sunnyvale, United States ARM Full timeJob DescriptionJob Overview:Arm has formed a new group to develop outstanding silicon demonstrators based on Arm’s IP compute sub-system solutions and addressing markets such as premium mobile, infrastructure and automotive. Using the latest nodes, e.g. 3nm today, and applying the latest SoC 2.5D and 3D technology, Arm’s ambition is to demonstrate...
