ASIC RTL Design Engineer, Machine Learning Accelerators
4 weeks ago
Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, or equivalent practical experience.Digital design experience using SystemVerilog RTLPreferred qualifications:3 years of experience in digital design using SystemVerilog or RTL.Experience with high-bandwidth bus architectures including control and memory bus architectures, die-to-die interconnects, or inter-chip interconnects.Experience interacting with software, system hardware, and other cross-functional teams.Experience defining SoC IP interfaces and methodologies. About the job Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users. With your technical expertise, you lead projects in multiple areas of expertise (i.e., engineering domains or systems) within a data center facility, including construction and equipment installation/troubleshooting/debugging with vendors.Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.The US base salary range for this full-time position is $127,000-$187,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target salaries for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google. Responsibilities Work independently and collaboratively to create and review ASIC/SoC subsystem design architecture and microarchitecture specifications.Develop SystemVerilog RTL to implement logic for ASIC/SoC products according to established coding and quality guidelines.Work with design validation (DV) teams to create testplans for, verify, and debug design RTL.Work with physical design teams to ensure design meets physical requirements and timing closure.
-
RTL ASIC Design Engineer
1 month ago
Sunnyvale, United States Wipro Full timeRTL ASIC Design Engineers with 8 to 15+ years of experience.No of Openings: 2 Sunnyvale, CAJob Description:· 8+ years of Exp with Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB...
-
RTL ASIC Design Engineer
2 weeks ago
Sunnyvale, United States Wipro Full timeRTL ASIC Design Engineers with 8 to 15+ years of experience.No of Openings: 2 Sunnyvale, CAJob Description:· 8+ years of Exp with Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB...
-
RTL ASIC Design Engineer
1 month ago
Sunnyvale, United States Wipro Full timeRTL ASIC Design Engineers with 8 to 15+ years of experience.No of Openings: 2 Sunnyvale, CAJob Description:· 8+ years of Exp with Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB...
-
RTL ASIC design engineer
1 month ago
Sunnyvale, United States Wipro Full time· Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB /SATA/ PCIe controller or such complex protocols is a plus.· Hands on experience in Multi Clock designs, Asynchronous interface...
-
RTL ASIC design engineer
1 month ago
Sunnyvale, United States Wipro Full time· Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB /SATA/ PCIe controller or such complex protocols is a plus.· Hands on experience in Multi Clock designs, Asynchronous interface...
-
RTL ASIC design engineer
1 month ago
Sunnyvale, United States Wipro Full time· Logic design /micro-architecture / RTL coding is a must.· Expertise in Verilog & System Verilog is a must.· Experience in Synthesis / Understanding of timing concepts for ASIC is required.· Experience in design of DDR / USB /SATA/ PCIe controller or such complex protocols is a plus.· Hands on experience in Multi Clock designs, Asynchronous interface...
-
SoC Modeling ASIC Engineer
1 month ago
Sunnyvale, United States META Full timeReality Labs focuses on delivering Meta's vision through Augmented Reality (AR) and Virtual Reality (VR). The compute performance and power efficiency requirements of Virtual and Augmented Reality require custom silicon. Reality Labs Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed...
-
ASIC Design Engineer, Hardware Compute Group
1 month ago
Sunnyvale, United States Amazon.com Services LLC Full timeAs a ASIC Design Engineer, you work with a team creating hardware accelerator IP to be deployed in a range of Amazon devices. You will develop hardware IP to accelerate applications in machine learning, computer vision and robotics. You will work closely with scientists, SoC Architects, software and verification to develop IP that meets the power,...
-
Principal ASIC Engineer
3 weeks ago
Sunnyvale, United States SpaceX Full timeSpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. PRINCIPAL ASIC ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging...
-
Research Intern
5 days ago
Sunnyvale, United States META Full timeSummary: Reality Labs (RL) focuses on delivering Meta’s vision through Augmented Reality (AR) and Virtual Reality (VR). The compute performance and power efficiency requirements of Virtual and Augmented Reality require custom silicon. Meta Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning,...
-
ASIC Physical Design Engineer
3 weeks ago
Sunnyvale, United States Diverse Lynx Full timeRole ASIC Physical Design Engineer Location Austin, TX, Sunnyvale, CA (Onsite) Client: LTTS/Meta Job Descriptions The role requires individuals with experience in backend implementation from Netlist to GDSII in low power and high-performance designs to build efficient System on Chip (SoC) and IP for data center applications. Required Skills Develop...
-
Sunnyvale, United States META Full timeThe ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems. ASIC Engineering Manager, Design Verification Responsibilities Manage an ASIC design...
-
ASIC Engineering Manager, Design Verification
1 month ago
Sunnyvale, United States META Full timeThe ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems. ASIC Engineering Manager, Design Verification Responsibilities Manage an ASIC design...
-
SOC/ASIC Synthesis
3 weeks ago
Sunnyvale, United States SpaceX Full timeSpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SOC/ASIC SYNTHESIS & FRONT-END STA ENGINEER (SILICON ENGINEERING) At SpaceX...
-
Sunnyvale, United States META Full timeSummary: The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems. Required Skills: ASIC Engineering Manager, Design Verification...
-
Networking ASIC Design Verification Engineer
3 days ago
Sunnyvale, United States Cerebras Full timeSunnyvale, CA Cerebras has developed a radically new chip and system to dramatically accelerate deep learning applications. Our system runs training and inference workloads orders of magnitude faster than contemporary machines, fundamentally changing the way ML researchers work and pursue AI innovation. We are innovating at every level of the stack – from...
-
ASIC Engineer, Design Verification
5 days ago
Sunnyvale, United States META Full timeSummary: Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on...
-
Tech Staff Product Design Engineer
19 hours ago
Sunnyvale, CA, United States Synopsys Full timeSenior RTL Design Engineer All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk. At Synopsys, we're at the heart of the innovations that change the way we work and play. Self-driving cars....
-
ASIC Design Verification Engineer
3 days ago
Sunnyvale, United States Sql Pager LLC Full timeASIC Design Verification Engineer Client Overview Our client is building the first latency optimized SoC for their industry. Using its proven AI accelerator designs, we are targeting best in class latency with order of magnitude improvements for years to come. Low Latency has become the key enabler for their industry and other real-time application and the...
-
ASIC Engineer, Design Verification
5 days ago
Sunnyvale, United States Maxonic Full timeMaxonic maintains a close and long-term relationship with our direct client. In support of their needs, we are looking for a ASIC EngineerJob Description:Job Title: ASIC Engineer As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Facebook's data...