Design Verification Engineer with UVM,OVM, SystemVerilog

2 weeks ago


Santa Clara, United States PDDN Inc Full time

Role: Design Verification Engineer

Location: Santa Clara, CA

Interview: Phone/Skype

Job Type: Contract

Background check: Mandatory

Meet and great: Mandatory



UVM/OVM/SystemVerilog/Python/C/C++

Responsibilities:

Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces.

Develop test plans and coverage metrics from specifications and writing block and chip-level tests.

Create PERL/Python scripts to automate creating verification environments, tests generation and debugging.

Failure analysis of Register Transfer Level and Gate simulations and resolve them by working with design engineers.

Create low power testcases using UPF or CPF to verify the desired power intent of the SoC.

Work with architects to determine the use-case scenarios to simulate

Preferred Qualifications:

7+ years of experience in pre-silicon design verification

Proficiency in C-shell scripting, Verilog-HDL & System Verilog.

Strong knowledge in SV Assertions, UVM/OVM and functional code coverage.

SOC Verification experience using ARM Cortex Microcontroller is required.

Experience with advanced peripheral bus Verification IP's such as GPIO, UART, SPI, SW, JTAG, and I2C.

Proficient with Cadence tools such as NCVerilog, NCSIM, Simvision. Experience with linting tools (i.e Spyglass) will be helpful.

Exposure to SDF annotated simulations with good understanding of parasitic delays and timings is required.

Exposure to FPGA programming and FPGA tools will be helpful.

Independent, self-motivated with good analytical & communication skills.

Design Verification Engineer with UVM,OVM, SystemVerilog & Python

  • Santa Clara, United States Talent Software Services, Inc. Full time

    Design Verification Engineer Location: Santa Clara, CA Responsibilities: " Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. " Develop test plans and coverage metrics from specifications and writing block and chip-level...


  • Santa Clara, United States Ampcus Full time

    Role: Design Verification Engineer Work Location: Santa Clara, CA Background check: Mandatory Meet and great: Mandatory JOB DESCRIPTION: Responsibilities: • Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. • Develop test plans...


  • Santa Clara, United States Ampcus Incorporated Full time

    Role: Design Verification Engineer Work Location: Santa Clara, CA Background check: Mandatory Meet and great: Mandatory JOB DESCRIPTION: Responsibilities: • Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. • Develop test...


  • Santa Clara, United States Ampcus Full time

    Role: Design Verification Engineer Work Location: Santa Clara, CA Background check: Mandatory Meet and great: Mandatory JOB DESCRIPTION: Responsibilities: • Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. • Develop test plans...


  • Santa Clara, United States QuEST Global Full time

    Senior Design Verification Engineer Santa Clara CA Experience Level: 7-15 years. JOB DESCRIPTION 1 Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc. Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills. Good knowledge of EDA tools. Experience with signal...


  • Santa Clara, United States QuEST Global Full time

    Senior Design Verification Engineer Santa Clara CA Experience Level: 7-15 years. JOB DESCRIPTION 1 Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc. Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills. Good knowledge of EDA tools. Experience with signal...


  • Santa Clara, United States QuEST Global Full time

    Senior Design Verification Engineer Santa Clara CA Please make an application promptly if you are a good match for this role due to high levels of interest. Experience Level: 7-15 years. JOB DESCRIPTION 1 Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc. Strong HVL (UVM or...


  • Santa Clara, United States Quest Global Full time

    Senior Design Verification EngineerSanta Clara CAExperience Level: 7-15 years. JOB DESCRIPTION 1Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc.Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills.Good knowledge of EDA tools. Experience with signal...


  • Santa Clara, United States Quest Global Full time

    Senior Design Verification EngineerSanta Clara CAExperience Level: 7-15 years. JOB DESCRIPTION 1Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc.Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills.Good knowledge of EDA tools. Experience with signal...


  • Santa Clara, United States d-Matrix Full time

    d-Matrix has fundamentally changed the physics of memory-compute integration with our digital in-memory compute (DIMC) engine. The "holy grail" of AI compute has been to break through the memory wall to minimize data movements. We've achieved this with a first-of-its-kind DIMC engine. Having secured over $154M, $110M in our Series B offering, d-Matrix is...


  • Santa Clara, United States Sintegra Inc. Full time

    Engage collaboratively with teams specializing in digital, photonics, and analog design to develop comprehensive test plans.Design and implement UVM testbenches for both subsystem-level and full-chip verification. This includes debugging testbenches, resolving issues, achieving high coverage, and overseeing the final sign-off on Design Verification...

  • Verification Engineer

    1 month ago


    Santa Clara, California, United States Cynet Systems Inc Full time

    Job Role Verification EngineerJob Type Contract Job Location Santa Clara CA (or) Job DescriptionVerification Engineer for Memory Controller Significant UVM SystemVerilog experience in complex test-benches Experience working with DRAM controller PHYs memory models is preferred Significant experience with general verification flows and metrics Excellent debug...


  • Santa Clara, United States Silergy Corp Full time

    Silergy Corp, one of the fastest growing analog and mixed-signal semiconductor companies, was founded in Sunnyvale, California by a group of technology innovators and business leaders from Silicon Valley with an average 30 years’ experience. We design and produce innovative mixed-signal and analog ICs that utilize our industry-leading process technologies....

  • Verification Engineer

    2 months ago


    Santa Clara CA, United States Cynet Systems Inc Full time

    Job Role Verification EngineerJob Type Contract Job Location Santa Clara CA (or) Job DescriptionVerification Engineer for Memory Controller• Significant UVM SystemVerilog experience in complex test-benches• Experience working with DRAM controller PHYs memory models is preferred• Significant experience with general verification flows...


  • Santa Clara, United States EnCharge AI Full time

    Role/Responsibilities: You will work closely with the design team to define strategy and requirements for block-level and chip-level testing infrastructure. With a thorough understanding of design intent, you will drive the verification environment and the creation of test plans for unit-level and chip-level verification, implement test benches and test...


  • Santa Clara, United States QData Full time

    Required Qualifications 4+ years’ experience required in verification. System Verilog /UVM experience (Mandatory). Good understanding of PCIe and Ethernet is needed. Engineer must have good understanding of complete verification life cycle (test plan test bench till coverage closure). Define SoC verification strategy. Good understanding of SoC life...


  • Santa Clara, California, United States QData Full time

    Required Qualifications 4+ years' experience required in verification. System Verilog /UVM experience (Mandatory). Good understanding of PCIe and Ethernet is needed. Engineer must have good understanding of complete verification life cycle (test plan test bench till coverage closure). Define SoC verification strategy. Good understanding of SoC life cycle....


  • Santa Clara, United States Karkidi Full time

    NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by...


  • Santa Clara, United States Silergy Full time

    Silergy Corp, one of the fastest growing analog and mixed-signal semiconductor companies, was founded in Sunnyvale, California by a group of technology innovators and business leaders from Silicon Valley with an average 30 years’ experience. We design and produce innovative mixed-signal and analog ICs that utilize our industry-leading process technologies....


  • Santa Clara, United States Silergy Full time

    Silergy Corp, one of the fastest growing analog and mixed-signal semiconductor companies, was founded in Sunnyvale, California by a group of technology innovators and business leaders from Silicon Valley with an average 30 years’ experience. We design and produce innovative mixed-signal and analog ICs that utilize our industry-leading process technologies....