![Talent Software Services, Inc.](https://media.trabajo.org/img/noimg.jpg)
Design Verification Engineer
3 weeks ago
Location: Santa Clara, CA
Responsibilities:
" Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces.
" Develop test plans and coverage metrics from specifications and writing block and chip-level tests.
" Create PERL/Python scripts to automate creating verification environments, tests generation and debugging.
" Failure analysis of Register Transfer Level and Gate simulations and resolve them by working with design engineers.
" Create low power testcases using UPF or CPF to verify the desired power intent of the SoC.
" Work with architects to determine the use-case scenarios to simulate
Preferred Qualifications:
" 7+ years of experience in pre-silicon design verification
" Proficiency in C-shell scripting, Verilog-HDL & System Verilog.
" Strong knowledge in SV Assertions, UVM/OVM and functional code coverage.
" SOC Verification experience using ARM Cortex Microcontroller is required.
" Experience with advanced peripheral bus Verification IP's such as GPIO, UART, SPI, SW, JTAG, and I2C.
" Proficient with Cadence tools such as NCVerilog, NCSIM, Simvision. Experience with linting tools (i.e Spyglass) will be helpful.
" Exposure to SDF annotated simulations with good understanding of parasitic delays and timings is required.
" Exposure to FPGA programming and FPGA tools will be helpful.
" Independent, self-motivated with good analytical & communication skills.
UVM/OVM/SystemVerilog/Python/C/C++
-
Senior Digital Design Verification Engineer
1 week ago
Santa Clara, United States RF-Design Full timeNVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by...
-
Design Verification Engineer
3 weeks ago
Santa Clara, United States Ampcus Full timeRole: Design Verification Engineer Work Location: Santa Clara, CA Background check: Mandatory Meet and great: Mandatory JOB DESCRIPTION: Responsibilities: • Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. • Develop test plans...
-
Design Verification Engineer
3 weeks ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara. On going needs additional 10 engineers in team. Position detail: SOC verification Experience level : 5-20 years Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System...
-
Design Verification Engineer
4 weeks ago
Santa Clara, United States Ampcus Incorporated Full timeRole: Design Verification Engineer Work Location: Santa Clara, CA Background check: Mandatory Meet and great: Mandatory JOB DESCRIPTION: Responsibilities: • Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. • Develop test...
-
Design Verification Engineer
4 weeks ago
Santa Clara, United States Ampcus Full timeRole: Design Verification Engineer Work Location: Santa Clara, CA Background check: Mandatory Meet and great: Mandatory JOB DESCRIPTION: Responsibilities: • Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. • Develop test plans...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States Ampcus Full timeRole: Design Verification Engineer Work Location: Santa Clara, CA Background check: Mandatory Meet and great: Mandatory JOB DESCRIPTION: Responsibilities: • Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. • Develop test plans...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara. On going needs additional 10 engineers in team. Position detail: SOC verification Experience level : 5-20 years Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...
-
Design Verification Engineer
2 months ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...
-
Design Verification Engineer
2 months ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...
-
Design Verification Engineer
2 months ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...
-
Senior Design Verification Engineer
3 weeks ago
Santa Clara, United States NVIDIA Full timeSenior Design Verification Engineer page is loaded Senior Design Verification Engineer Apply locations US, CA, Santa Clara time type Full time posted on Posted 2 Days Ago job requisition id JR1978941 We are now looking for a Senior Design Verification Engineer! As a member of our CPU Design Verification Team, you will be responsible for a portion of the...
-
Senior Design Verification Engineer
2 weeks ago
Santa Clara, United States NVIDIA Full timeSenior Design Verification Engineer page is loaded Senior Design Verification Engineer Apply locations US, CA, Santa Clara time type Full time posted on Posted 2 Days Ago job requisition id JR1978941 We are now looking for a Senior Design Verification Engineer! As a member of our CPU Design Verification Team, you will be responsible for a portion of the...
-
Design Verification Engineer
3 days ago
Santa Clara, United States Trilyon, Inc. Full timeJob Description Job Description For over 15 years, Trilyon has been at the forefront of providing comprehensive global workforce solutions and staffing services. Leveraging our extensive expertise across multiple domains such as Cloud technology, Salesforce, AI, Machine Learning, and Technical Writing, we consistently exceed expectations in catering to a...
-
Senior Design Verification Engineer
3 weeks ago
Santa Clara, United States Astera Labs Full timeAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture that is both scalable and customizable. Inspired by trusted partnerships with...
-
Design Verification Engineer
3 weeks ago
Santa Clara, United States Tech Mahindra Full timeAbout Us: At Tech Mahindra (Tech Mahindra | Connected World, Connected Experiences), we live the philosophy of connected world and connected experiences. We thrive on change that is powered by the intelligent symphony of technology and humans designing meaningful and sustainable experiences. Consumer 'experiences' are driving and disrupting industries like...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States Tech Mahindra Full timeAbout Us: At Tech Mahindra (Tech Mahindra | Connected World, Connected Experiences), we live the philosophy of connected world and connected experiences. We thrive on change that is powered by the intelligent symphony of technology and humans designing meaningful and sustainable experiences. Consumer 'experiences' are driving and disrupting industries like...