Senior Digital Design Verification Engineer
3 weeks ago
NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world. This is our life’s work, to amplify human imagination and intelligence. Make the choice to join our diverse team today
As a Senior Digital Design Verification Engineer at NVIDIA, you'll verify the design and implementation of our cutting edge SerDes IPs. This ground breaking technology will enable and accelerate gaming, artificial intelligence, deep learning, and autonomous driving. We have put together a best-in-class team that delivers IPs that will be consumed by standard as well as industry-leading proprietary high-speed protocols
What you’ll be doing:
Verification of the digital design, golden models and micro-architecture of the SerDes IPs using advanced verification methodologies such as UVM.
Build reusable bus functional models, monitors, checkers and scoreboards following coverage driven verification methodology.
Responsible for understanding the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.
Write and execute test plan and thoroughly verify a design in a product shipment focused / compressed schedule.
Work with architects, designers, and pre and post silicon verification teams to accomplish your tasks.
What we need to see:
Bachelors or Masters Degree (or equivalent experience) in Electrical Engineering, Computer Science, or Computer Engineering
At least 5 years of proven experience.
Background in verification at Unit/Sub-system/SOC level and expertise in SystemVerilog a must.
Experience using random stimulus along with functional coverage and assertion-based verification methodologies a must.
Experience in verification methodologies like UVM/VMM and exposure to industry standard verification tools for simulation and debug.
Ways to stand out from the crowd:
Expertise in bus or interconnect protocols (e.g. PCI Express, USB, SATA) a big plus.
Experience in verifying complex SerDes system, understanding mixed-signal designs, and have experience in modeling of analog circuits a big plus.
Perl, Python, C/C++ programming language experience.
Good debugging and analytical skills.
Good communication skills & dream to work as a great teammate.
#J-18808-Ljbffr
-
Senior Digital Design Engineer
2 weeks ago
Santa Clara, United States Ethan Alexander Group Full timeJob DescriptionJob DescriptionResponsibilities:As a Senior Logic Design Engineer, you will be responsible for:Developing micro-architecture specification of the logic circuit from reading and comprehending the Product Requirement Document (PRD)Developing the Register Transfer Level (RTL) design from the micro-architecture specification using Verilog or...
-
Senior Design Verification Engineer
3 days ago
Santa Clara, United States QuEST Global Full timeSenior Design Verification Engineer Santa Clara CA Experience Level: 7-15 years. JOB DESCRIPTION 1 Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc. Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills. Good knowledge of EDA tools. Experience with signal...
-
Senior Design Verification Engineer
1 week ago
Santa Clara, United States Quest Global Full timeSenior Design Verification EngineerSanta Clara CAExperience Level: 7-15 years. JOB DESCRIPTION 1Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc.Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills.Good knowledge of EDA tools. Experience with signal...
-
Senior Design Verification Engineer
7 days ago
Santa Clara, United States Quest Global Full timeSenior Design Verification EngineerSanta Clara CAExperience Level: 7-15 years. JOB DESCRIPTION 1Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc.Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills.Good knowledge of EDA tools. Experience with signal...
-
Senior Design Verification Engineer
3 weeks ago
Santa Clara, United States Astera Labs Full timeAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture that is both scalable and customizable. Inspired by trusted partnerships with...
-
Senior Design Verification Engineer
1 week ago
Santa Clara, United States Astera Labs Full timeAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture that is both scalable and customizable. Inspired by trusted partnerships with...
-
Santa Clara, United States Silergy Full timeSilergy Corp, one of the fastest growing analog and mixed-signal semiconductor companies, was founded in Sunnyvale, California by a group of technology innovators and business leaders from Silicon Valley with an average 30 years’ experience. We design and produce innovative mixed-signal and analog ICs that utilize our industry-leading process technologies....
-
Santa Clara, United States Silergy Full timeSilergy Corp, one of the fastest growing analog and mixed-signal semiconductor companies, was founded in Sunnyvale, California by a group of technology innovators and business leaders from Silicon Valley with an average 30 years’ experience. We design and produce innovative mixed-signal and analog ICs that utilize our industry-leading process technologies....
-
RTL Design Engineer
7 days ago
Santa Clara, United States VIVA Full timeTitle: RTL Design Engineer - Senior Description: KEY RESPONSIBILITIES: Microarchitecture development of IP subsystems Perform RTL design of digital components. Work with functional verification team to meet coverage and quality sta...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...
-
Design Verification Engineer
3 days ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara. Make sure to apply quickly in order to maximise your chances of being considered for an interview Read the complete job description below. On going needs additional 10 engineers in team. Position detail: SOC verification Experience level : 5-20 years Architect block and full-chip...
-
Verification Engineer
1 week ago
Santa Clara, United States ACL Digital Full timeJob Description : We need someone familiar with UVM to run and debug tests. If they are capable, we will also ask them to write some testbench modules and components. Perhaps the most important thing is that they are diligentand good at communicating what they find and where they are. Develop test plans and test benches for module level verification ...
-
Santa Clara, United States Qualcomm Full timeQualcomm's Power Management Systems team leads the industry in the system architecture and verification of high-performance Power Management Integrated Circuits (PMICs) and Power Management Units (PMUs) embedded in our chipsets for smartphones/tablets, notebooks, automotive infotainment and ADAS system, a variety of cutting-edge consumer electronics...
-
Santa Clara, United States Qualcomm Full timeQualcomm's Power Management Systems team leads the industry in the system architecture and verification of high-performance Power Management Integrated Circuits (PMICs) and Power Management Units (PMUs) embedded in our chipsets for smartphones/tablets, notebooks, automotive infotainment and ADAS system, a variety of cutting-edge consumer electronics...
-
Senior Principal Design Verification Engineer
3 weeks ago
Santa Clara, United States Astera Labs Full timeAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture that is both scalable and customizable. Inspired by trusted partnerships with...
-
Digital/SoC Verification Engineer Sr.
1 week ago
Santa Clara, United States EnCharge AI Full timeRole/Responsibilities: You will work closely with the design team to define strategy and requirements for block-level and chip-level testing infrastructure. With a thorough understanding of design intent, you will drive the verification environment and the creation of test plans for unit-level and chip-level verification, implement test benches and test...
-
Digital/SoC Verification Engineer Sr.
3 weeks ago
Santa Clara, United States EnCharge AI Full timeRole/Responsibilities: You will work closely with the design team to define strategy and requirements for block-level and chip-level testing infrastructure. With a thorough understanding of design intent, you will drive the verification environment and the creation of test plans for unit-level and chip-level verification, implement test benches and test...
-
Senior Memory Controller Verification Engineer
4 weeks ago
Santa Clara, United States NVIDIA Full timeNVIDIA is seeking hardworking and creative Senior Memory Controller Verification Engineer for our Tegra SoCs! At Nvidia, we have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. In this position, you will partner with the...