Current jobs related to Design Verification Engineer - Sunnyvale - Globex Digital

  • Design Verification Engineer

    1 month ago

    Sunnyvale, United States Futran Tech Solutions Pvt. Ltd. Full time

    Design Verification Engineer: Design Verification Engineering Services Testbench development - System Verilog Universal Methodology ("UVM"), Python, and C tests Integration/development of C tests/Application Programming Interface ("APIs") and software build flow Integration of UVM testbenches Test development and debug, including without limitation tests...

  • Senior Design Verification Engineer

    4 weeks ago

    Sunnyvale, California, United States SpaceX Full time

    Job Title: Senior Design Verification EngineerAt SpaceX, we're pushing the boundaries of innovation and technology. As a Senior Design Verification Engineer, you'll play a critical role in ensuring the quality and reliability of our cutting-edge digital ASICs and FPGAs.Responsibilities:Develop and execute test plans for digital ASIC and FPGA...

  • ASIC Engineer, Design Verification

    4 months ago

    Sunnyvale, United States L&T Technology Services Full time

    Responsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve...

  • Senior ASIC Design Verification Engineer

    4 weeks ago

    Sunnyvale, California, United States Juniper Networks, Inc Full time

    Juniper Networks, Inc. is seeking a talented Senior ASIC Design Verification Engineer to join our team at Silicon Systems Technology Group (SST). This role involves verifying the next generation of ASICs for large, complex systems.About the RoleWe are looking for an experienced engineer with excellent communication, problem-solving, and leadership skills. As...

  • Fidelis Companies | Design Verification Engineer

    1 day ago

    sunnyvale, United States Fidelis Companies Full time

    Principal ASIC/SoC Verification EngineerRole OverviewAs a Principal ASIC/SoC Verification Engineer you'll play a pivotal role in verifying IP for ASIC products, including custom AI chips. This position demands expertise in IP and subsystem verification, particularly in SerDes and processor subsystems, among other IP components.Key Responsibilities:Architect...

  • Design Verification Specialist

    1 week ago

    Sunnyvale, California, United States Futran Tech Solutions Pvt. Ltd. Full time

    Design Verification Engineering ServicesWe are seeking a skilled Design Verification Engineer to join our team at Futran Tech Solutions Pvt. Ltd. The ideal candidate will have expertise in testbench development, integration, and maintenance, as well as experience with UVM, Python, and C tests.Key Responsibilities:Develop and integrate UVM testbenchesTest...

  • Design Verification Engineer

    1 month ago

    Sunnyvale, United States Quest Global Full time

    Opening - Quest Global Hope you doing good!!!we are looking for strong candidate into Design Verification:Location : Sunnyvale, California - USRequired:Proficiency in modern Python (intermediate or above)Understanding of basic data structures and algorithmsHands-on experience in SystemVerilog/UVMKnowledge of UVM RAL (Register Abstraction Layer)Experience in...

  • Wireless SOC Design Verification Engineer Expert

    4 weeks ago

    Sunnyvale, California, United States Apple Full time

    As a highly skilled Wireless SOC Design Verification Engineer at Apple, you will have the opportunity to work on complex SOCs. Our team integrates multiple sophisticated IP-level DV environments, crafts highly reusable best-in-class UVM Testbenches, implements effective coverage-driven and directed test cases, deploys new tools, and improves methodologies to...

  • Verification Engineer

    1 month ago

    Sunnyvale, United States Synopsys Full time

    ASIC Digital Verification Engineer, Architect/DirectorWe Are:At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance...

  • Wireless SOC Design Verification Engineer Position

    1 week ago

    Sunnyvale, California, United States Apple Full time

    Salary: $143,100 - $264,200We're looking for a highly skilled Wireless SOC Design Verification Engineer to join our team at Apple. This role comes with the responsibility of pre-silicon RTL verification of block and top-level SOC.The ideal candidate will have a deep understanding of High Efficiency SOC Architecture, standard SOC peripherals such as SPI, I2C,...

  • ASIC Design Verification Engineer

    1 month ago

    Sunnyvale, United States Sql Pager LLC Full time

    ASIC Design Verification EngineerClient OverviewOur client is building the first latency optimized SoC for their industry. Using its proven AI accelerator designs, we are targeting best in class latency with order of magnitude improvements for years to come. Low Latency has become the key enabler for their industry and other real-time application and the...

  • Senior Verification and Validation Engineer

    1 week ago

    Sunnyvale, California, United States Intuitive Full time

    ResponsibilitiesDevelops high-level verification and validation test plans for instrument, accessories, endoluminal, or vision projectsGenerates and takes ownership of test protocols for Design Verification and Life/Reliability testsThis position requires a proactive and self-motivated engineer with experience in medical device verification/validation,...

  • Analog & Mixed Signal Verification Engineer

    1 month ago

    Sunnyvale, United States META Full time

    Summary: Wearables Silicon Analog and Mixed Signal (AMS) Team focus on delivering innovative analog and mixed signal IP's and devices that unlock high value use cases across Meta's Augmented Reality (AR) and Virtual Reality (VR) products. We are seeking an Analog and Mixed Signal Verification engineer to lead analog mixed signal design verification and...

  • High-Speed ASIC Design Verification Specialist

    1 month ago

    Sunnyvale, California, United States Juniper Networks, Inc Full time

    Job DescriptionWe are seeking a highly skilled ASIC Verification Engineer to join our team at Juniper Networks, Inc.About the RoleThis is an exciting opportunity for a motivated and detail-oriented individual to work on the verification of high-speed ASICs. As an ASIC Verification Engineer, you will be responsible for designing and developing verification...

  • SoC Physical Design Verification Engineer

    4 weeks ago

    Sunnyvale, CA, United States Apple Inc. Full time

    SoC Physical Design Verification Engineer At Apple, we work every single day to craft products that enrich people's lives! Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation,...

  • Ethernet Verification Engineer

    1 month ago

    Sunnyvale, United States ACL Digital Full time

    Verification Engineers CW Bangalore/Ahmedabad/Ottawa/US (2 positions), 5+ years of experience Develop test cases in SV/UVM environment. Debug failing test cases to identify bugs in design and in verification environment. Work with team for coverage closure (functional, code coverage including conditional, expression and branch) Skills: Expert in...

  • Wireless SOC Design Verification Engineer

    3 weeks ago

    Sunnyvale, CA, United States Apple Inc. Full time

    Wireless SOC Design Verification Engineer As part of our team, you will have the opportunity to verify a set of complex SOCs. Our team integrates multiple sophisticated IP-level DV environments, crafts highly reusable best-in-class UVM Testbenches, implements effective coverage-driven and directed test cases, deploys new tools, and implements methodologies...

  • Cellular SOC Design Verification Engineer

    4 weeks ago

    Sunnyvale, CA, United States Apple Inc. Full time

    Cellular SOC Design Verification Engineer Do you have a passion for invention and self-challenge? This position allows you to be a part of one of the most innovative and key projects that Apple’s Silicon Engineering Group has embarked upon to date.As part of our team, you will have the opportunity to take the lead and contribute to verifying a set of...

  • Verification and Validation Engineer

    1 week ago

    Sunnyvale, California, United States Futran Tech Solutions Pvt. Ltd. Full time

    Job Overview:Futran Tech Solutions Pvt. Ltd. is seeking a highly skilled Verification and Validation Engineer to join our team. As a key member of our design verification group, you will be responsible for developing testbenches in System Verilog using UVM, Python, and C.The successful candidate will have experience in integrating C tests and APIs, creating...

  • Sr. Software Verification Test Engineer

    1 month ago

    Sunnyvale, United States Softworld Inc Full time

    Job Title: 80970 - Sr. Software Verification Test Engineer Job Location: Sunnyvale CA 94089 Onsite Requirements: Software Verification Onsite Mon-Fri - Sunnyvale, CA Scripting (selenium, cucumber, SQL) Job Description: The Senior Verification Test Engineer is responsible for planning, developing, and execution of automated and manual test scripts in...

Design Verification Engineer

2 months ago

Sunnyvale, United States Globex Digital Full time

Design Verification Engineering :7 to 15 Years

Work Location : Sunnyvale , CA


Testbench development – System Verilog Universal Methodology (“UVM”), Python, and C tests

Integration/development of C tests/Application Programming Interface (“APIs”) and software build flow

Integration of UVM testbenches

  • Test development and debug, including without limitation tests for functionality, power, performance, error, and connectivity, both for RTL and Gate Level Netlist Design Under Test, tests for functional and code coverage improvements
  • Continuous integration and/or regression testing setup and debug for simulation at both RTL and Gate Level Netlist
  • Unified Power Format (“UPF”) power aware simulation/emulation.
  • XProp simulation/regression TestBench creation and maintenance .Coverage collection and closure
  • Documentation of tests, testbench, use-cases, exclusions, and status