Design Verification Engineer

7 days ago


Sunnyvale, California, United States META Full time
Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon.

Meta's Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body.

Our chips will enable AR devices where our real and virtual world will mix and match throughout the day.

We believe the only way to achieve our goals is to look at the entire stack, through algorithms to architecture, transistors to firmware.

As a Design Verification Engineer at Meta's Reality Labs, you will work with a world-class group of researchers and engineers, and use your digital design and verifications skills to implement the testing infrastructure to validate new core IP implementations and contribute to development and optimization of state of the art graphics, vision and sensing algorithms.

You will work closely with researchers, architects and designers in creating test bench requirements and test cases for multiple state of the art graphics IPs.

Design Verification Engineer Responsibilities


Work with cross-functional leads, including product managers, systems architects, researchers, and software architects, to develop industry leading Computer Vision IP's optimized for XR products and use-cases, defining verification methodologies for each of the different core IPs.

Define, track, and lead the execution of detailed test plans for the different modules and top levels.
Implement scalable test benches including checkers, reference models, coverage groups in System Verilog.
Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage.
Collaborate with cross-functional teams such as Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality.
Support hand-off and integration of blocks into larger SOC environments.
Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry.

Minimum Qualifications

Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
10+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification.
10+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies.
Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation.
Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments.
Track record of 'first-pass success' in ASIC development cycles.

Preferred Qualifications

Masters in Electrical Engineering or Computer Science.
Experience in development of UVM based verification environments from scratch.
Experience with Design verification of AR/VR applications like Computer Vision/Graphics/Display.
Experience with revision control systems like Mercurial(Hg), Git.
Experience with low power design.
FPGA implementation and debug experience.
Experience in verification of numerical compute based designs.

Start preparing
Learn about how to prepare for your interview with our interview guide, tips, and interactive experiences.
Visit interview prep
#J-18808-Ljbffr

  • Sunnyvale, California, United States Tachyum Full time

    We are looking for talented Verification Engineers to expand our International Design Verification team. Qualifications Bachelor's or Master's in Electrical or Computer Science 4 years of Design Verification experience Very good understanding of Design Verification goals and challenges Ability to adapt to a start-up fast paced dynamic environment Excellent...


  • Sunnyvale, California, United States META Full time

    Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization.We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing...


  • Sunnyvale, California, United States Meta Inc Full time

    Summary:Meta's Reality Labs(RL) focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta RL Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map...


  • Sunnyvale, California, United States META Full time

    The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems.ASIC Engineering Manager, Design Verification Responsibilities Manage an ASIC design...


  • Sunnyvale, California, United States Meta Inc Full time

    Summary:The ideal candidate will be a consensus-driven leader with management and leadership experience in small to large size organizations, with comprehensive system and silicon development experience, and a proven track record of first-pass success in ASIC and Systems.Required Skills:ASIC Engineering Manager, Design Verification Responsibilities:Manage an...


  • Sunnyvale, California, United States Amazon Full time

    As a Design Verification Engineer at Amazon, you will be part of an advanced engineering and research team that is building world class hardware for devices.The ideal candidate should have experience with RTL development environments, fluency in modern hardware description languages and verification methodologies. They should have experience verifying...


  • Sunnyvale, California, United States Cynet Systems Full time

    Job Description: Pay Range: $100hr - $130hr Responsibilities: Responsibilities includes starting from test planning to closing verification using coverage metrics. Involves test bench development from scratch or modification to existing test bench infrastructure for verifying new features. Work closely with the design team to review specifications and...


  • Sunnyvale, California, United States Intuitive Surgical Full time

    Job DescriptionPrimary Function of Position: Verification of FPGA's on daVinci systems for RTL functional correctnessRoles & Responsibilities:Starting from testplanning to closing verification using coverage metricsTestbench development from scratch and modifying existing testbench infrastructure to verify new featuresWorking closely with the design team to...


  • Sunnyvale, California, United States NR Consulting Full time

    Position:Formal Verification Engineer Location:Sunnyvale, CA Type of Employment:Contract Knowledge of Formal verification applications including Datapath, sequential equivalence, Xprop, Clock Gating, connectivity etc 5+ years of experience in Formal VerificationDemonstrated comprehension of formal verification techniques, methods to reduce complexity, and...


  • Sunnyvale, California, United States Danaher Full time

    At Cepheid, we are passionate about improving health care through fast, accurate diagnostic testing. Our mission drives us, every moment of every day, as we develop scalable, groundbreaking solutions to solve the world's most complex health challenges. Our associates are involved in every stage of molecular diagnostics, from ideation to development and...


  • Sunnyvale, California, United States Danaher Full time

    At Cepheid, we are passionate about improving health care through fast, accurate diagnostic testing. Our mission drives us, every moment of every day, as we develop scalable, groundbreaking solutions to solve the world's most complex health challenges. Our associates are involved in every stage of molecular diagnostics, from ideation to development and...


  • Sunnyvale, California, United States DivIHN Integration Inc Full time

    Job DescriptionJob DescriptionFor further inquiries regarding the following opportunity, please contact one of our Talent SpecialistsLavanya | Title: Software Verification Engineer IILocation: Sunnyvale, CADuration: 6 MonthsStart Time (AM/PM) : 8:30 amEnd Time (AM/PM) : 5:00 pmDescription: This position is non-exempt. Hours over 40 will be paid at Time and a...


  • Sunnyvale, California, United States Intuitive Surgical Full time

    Job DescriptionPrimary Function of Position The New Product Verification Department is devoted to assuring safe, reliable, and effective products that exceed patient, surgeon, and hospital expectations. The department plays a vital role in product and process quality, in new product development and production, and in the quality of da Vinci Surgical System...


  • Sunnyvale, California, United States Beth Page tech Full time

    Job DescriptionJob DescriptionOur client is seeking a senior EM/IR Physical Verification Engineer for a long term, onsite contract job opening. Job Duties EM/IR analysis and fixing for digital and Analog designs. Flow Development for ANSYS Tool for IR/EM analysis for analog design. Calibre Extraction for full custom chips. Power/Ground planning and/or...


  • Sunnyvale, California, United States TWO95 International Full time

    Hi, Title: Lead / Senior Verification engineer Location: San Jose, CA / Santa Clara, CA Duration: 6+ Months Rate: $Open Skills: UVM and System Verilog Requirement: 5+ or more years of proven experience on ASIC / SoC / IP Verification. Strong experience in SystemVerilog and UVM verification methodologies Proficiency in Object Oriented programming, computer...


  • Sunnyvale, California, United States TWO95 International Full time

    Are you ready to take your career to the next level? Find out if you have what it takes by checking out the details below:Job Title: Lead / Senior Verification EngineerCompany: ConfidentialLocation: San Jose, CA / Santa Clara, CADuration: Long-term contract (6+ Months)Experience Level: 5+ years in ASIC / SoC / IP VerificationSkills Required: Proven...


  • Sunnyvale, California, United States Beth Page tech Full time

    Job Description Job Description Our client is seeking a senior EM/IR Physical Verification Engineer for a long term, onsite contract job opening. Job Duties EM/IR analysis and fixing for digital and Analog designs. Flow Development for ANSYS Tool for IR/EM analysis for analog design. Calibre Extraction for full custom chips. Power/Ground planning and/or...

  • ASIC Engineer, Design

    3 weeks ago


    Sunnyvale, California, United States Facebook Full time

    Meta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration. We are looking for talented individuals with deep experience that span one or more of the key areas required to build successful world-class complex SoC and IP for data center...


  • Sunnyvale, California, United States Intuitive Surgical Full time

    Job DescriptionPrimary Function of Position:The Staff Mechanical Engineer works in and heads up cross-functional teams to maintain and improve the design, production, and service of the da Vinci Surgical System. They establish root cause of complex problems with electro-mechanical components, manufacturing process and system performance. They identify...


  • Sunnyvale, California, United States Synopsys Full time

    Join Our Team as a Staff ASIC Design Verification Engineer at SynopsysOur digital interface IP group at Synopsys is at the forefront of innovating and developing cutting-edge IP solutions that drive the evolution of design processes worldwide. Currently, we are seeking a skilled ASIC Digital Design Verification Engineer to join our dynamic team in Mountain...