Senior ASIC Timing Engineer

4 weeks ago

Santa Clara, United States NVIDIA Full time

Come be a part of new process technology adoption by joining NVIDIA's Advanced Technology Group Work as part of the advanced technology team to optimize design tradeoffs and methodology on next generation CMOS technology. We are looking for a Senior ASIC Timing Engineer to join our dynamic and growing team If you are problem solver and highly motivated individual searching for a collaborative and exciting role, join us today. We encourage applicants with a history of proven success working in a multicultural and diverse environment.

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities which are hard to solve, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human inventiveness and intelligence.

What you'll be doing:

  • You will be responsible for all aspects of timing including, timing analysis and closure, timing environment, setting up constraints and defining the timing methodology for the next generation of designs. This includes working with place and route to understand and implement around their constraints.

  • Finding the right tradeoffs and balance between frequency and power/area/congestions/yield/etc.

  • Work on all aspects of DFT/Test timing such as timing constraints, timing analysis, timing convergence, and ECO implementation.

What we need to see:

  • Hold a BS in Electrical or Computer Engineering or equivalent experience.

  • 8+ years experience in Physical design/Timing.

  • Experience in full-chip/sub-chip Static Timing Analysis (STA), timing constraints generation and management, and timing convergence.

  • In-depth understanding of multiplexed scan logic and constraints.

  • Expertise in physical design, optimization, and ECO implementation e.g. cell sizing, buffering, vt swap.

  • Hands-on knowledge of industry standard Timing/STA EDA tools.

  • Proficiency in programming and scripting languages, such as TCL and Python.

Ways to stand out from the crowd:

  • Experience with DFT timing closure for various modes e.g. scan shift, scan capture, transition faults, BIST, etc.

  • Knowledge of clocking and clock controls in DFT modes.

  • Experience in methodology or flow development.

NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and talented people in the world working for us. If you're creative and autonomous, we want to hear from you.

The base salary range is 164,000 USD - 304,750 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

You will also be eligible for equity and . NVIDIA accepts applications on an ongoing basis.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

  • ASIC Design Engineer, System-ASIC

    7 days ago

    Santa Clara, CA, United States Nvidia Full time

    Nvidia has continuously reinvented itself over two decades. Our invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by...

  • ASIC Design Engineer Lead

    2 weeks ago

    Santa Clara, United States NVIDIA Full time

    NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by...

  • Principal Systems Engineer

    2 weeks ago

    Santa Clara, United States Tenstorrent Full time

    Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...

  • Senior Timing Methodology Engineer, Custom Circuits

    7 days ago

    Santa Clara, CA, United States Nvidia Full time

    NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by...

  • Senior Memory Controller Verification Engineer

    1 month ago

    Santa Clara, United States NVIDIA Full time

    NVIDIA is seeking hardworking and creative Senior Memory Controller Verification Engineer for our Tegra SoCs! At Nvidia, we have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. In this position, you will partner with the...

  • Senior Memory Controller Verification Engineer

    3 weeks ago

    Santa Clara, United States NVIDIA Full time

    NVIDIA is seeking hardworking and creative Senior Memory Controller Verification Engineer for our Tegra SoCs! At Nvidia, we have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. In this position, you will partner with the...

  • Senior Memory Controller Verification Engineer

    2 weeks ago

    Santa Clara, CA, United States NVIDIA Full time

    NVIDIA is seeking hardworking and creative Senior Memory Controller Verification Engineer for our Tegra SoCs! At Nvidia, we have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. In this position, you will partner with the...

  • Senior Firmware Engineer

    2 weeks ago

    Santa Clara, United States Q-Cells Full time

    Hanwha Q CELLS Co., Ltd., is one of the world's largest and most recognized photovoltaic manufacturers for its high-performance, high-quality solar cells and modules. It is headquartered in Seoul, South Korea (Global Executive HQ) and Talheim, Germany (Technology & Innovation HQ). Through its growing global business network spanning Europe, North America,...

  • Senior Memory Controller Verification Engineer

    2 weeks ago

    Santa Clara, CA, United States NVIDIA Full time

    NVIDIA is seeking hardworking and creative Senior Memory Controller Verification Engineer for our Tegra SoCs! At Nvidia, we have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. In this position, you will partner with the...

  • Senior Physical Design Engineer

    2 weeks ago

    Santa Clara, United States Tenstorrent Full time

    Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...

  • RTL Design Engineer

    1 week ago

    Santa Clara, United States ObjectWin Technology Full time

    RTL Design Engineer - Specialized (US) 12 months contract (W2) Location: San Jose, CA 95124. Hybrid (at least 3 days a week onsite)Job Description:Location: San Jose, CA - Hybrid (at least 3 days a week)KEY RESPONSIBILITIES: • Microarchitecture development of IP subsystems • Perform RTL design of digital components. • Work with functional...

  • RTL Design Engineer

    7 days ago

    Santa Clara, United States ObjectWin Technology Full time

    RTL Design Engineer - Specialized (US) 12 months contract (W2) Location: San Jose, CA 95124. Hybrid (at least 3 days a week onsite)Job Description:Location: San Jose, CA - Hybrid (at least 3 days a week)KEY RESPONSIBILITIES: •Microarchitecture development of IP subsystems •Perform RTL design of digital components. •Work with functional verification...

  • Senior RTL Design Engineer

    6 days ago

    Santa Clara, United States Protingent Full time

    Description:• Microarchitecture development of IP subsystems• Perform RTL design of digital components.• Work with functional verification team to meet coverage and quality standards.• Analyze/fix Lint and CDC errors of the components.• Guarantee quality/timely deliverables meeting project’s schedule.• Help to improve/automate design...

  • ASIC Designer

    2 weeks ago

    Santa Barbara, United States TRG Full time

    RESPONSIBILITIES Establish block level specifications based on system requirements Design, simulate, implement and test analog/mixed-signal CMOS transistor level circuit designs for LIDAR application. Guide physical design team to establish optimal layout and perform post-layout analysis. Support chip level validation, test development, lab characterization,...

  • Senior Design Verification Engineer

    4 weeks ago

    Santa Clara, United States Astera Labs Full time

    Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture that is both scalable and customizable. Inspired by trusted partnerships with...

  • Senior Design Verification Engineer

    2 weeks ago

    Santa Clara, United States Astera Labs Full time

    Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture that is both scalable and customizable. Inspired by trusted partnerships with...

  • Design Verification Engineer

    2 weeks ago

    Santa Clara, United States Mirafra Technologies Full time

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...

  • Design Verification Engineer

    2 weeks ago

    Santa Clara, United States Mirafra Technologies Full time

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...

  • Design Verification Engineer

    2 weeks ago

    Santa Clara, United States Mirafra Technologies Full time

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...

  • Design Verification Engineer

    5 days ago

    Santa Clara, United States Mirafra Technologies Full time

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. Make sure to apply quickly in order to maximise your chances of being considered for an interview Read the complete job description below. On going needs additional 10 engineers in team. Position detail: SOC verification Experience level : 5-20 years Architect block and full-chip...