Design Verification Engineer
3 days ago
This role is for a DV engineer who will enable us to produce fully functional first silicon for IP designs. The responsibilities include all phases of pre-silicon verification including but not limited to: establishing DV methodology, test-plan development, verification environment development including stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.
Description
In this role, you will be responsible for ensuring bug-free first silicon for part of the SoC / IP and are encouraged to develop detailed test and coverage plans based on the micro-architecture. You are responsible for developing verification methodology suitable for the IP, ensuring a scalable and portable environment. You will get to develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage. A mindset to break the design is highly desirable.
Furthermore, you will develop verification plans for all features under your care, execute verification plans, including design bring-up, DV environment bring- up, regression enabling features, and debug of the test failures. You will also learn to develop block, IP and SoC level test-benches track and report DV progress using a variety of metrics, including bugs and coverage. You will also be expected to make use of LLM and related technologies to achieve efficient execution and improved quality.
Minimum Qualifications
BS degree in technical subject area with minimum 10 years of proven experience or equivalent
Preferred Qualifications
Deep knowledge of OOP, SystemVerilog and UVM
Deep knowledge in developing scalable and portable test-benches
Strong experience with verification methodologies and tools such as simulators, waveform viewers, Build and run automation, coverage collection, gate level simulations
Working experience using LLMs for efficiency and quality
Experience with power-aware (UPF) or similar verification methodology
Excellent knowledge of one of the scripting languages such as Python, Perl, TCL
Experience with serial protocols such as PCIe or USB, parallel protocol such as DDR is a plus but not required
Knowledge of formal verification methodology is a plus but not required
Knowledge of emulation for verification technologies is a plus but not required
-
Design Verification Engineer
5 days ago
San Diego, California, United States Apple Full timeAt Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming...
-
Wireless Design Verification Engineer
5 days ago
San Diego, California, United States Apple Full time $120,000 - $180,000 per yearWould you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically...
-
ASIC Design Verification Engineer
5 days ago
San Diego, California, United States Qualcomm Full time $115,000 - $173,400 per yearCompanyQualcomm Technologies, Inc.Job AreaEngineering Group, Engineering Group > ASICS EngineeringGeneral SummaryAs a leading technology innovator, Qualcomm pushes the boundaries to enable next generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Design Verification Hardware Engineer, you...
-
San Diego, California, United States Apple Full time $100,000 - $200,000 per yearJoin Apple's Wireless Connectivity team developing state-of-the-art WiFi SoCs that power hundreds of millions of Apple products worldwide. You'll be part of our vertically integrated organization shaping next-gen wireless technology from concept through production. As a Wireless PHY Design Verification Engineer, you'll ensure first-time-right silicon success...
-
Design Verification Engineer
6 days ago
San Jose, California, United States Credo Full time $100,000 - $150,000 per yearCompany DescriptionCredo's mission is to advance high-speed connectivity solutions that deliver optimized performance, reliability, energy efficiency, and security for the next generation of AI-driven applications, cloud computing, and hyperscale networks.Role DescriptionThis is a full-time on-site role for a Design Verification Engineer located in San Jose,...
-
Design Verification Engineer
23 hours ago
San Jose, California, United States Millennium Software and Staffing Inc Full time $120,000 - $180,000 per yearLooking for Design Verification Engineer with following skills -UVM and System VerilogSOC verificationPython or ShellEDA
-
Design Verification Engineer
21 hours ago
San Jose, California, United States Etched Full time $120,000 - $180,000 per yearAbout EtchedEtched is building the world's first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep & parallel chain-of-thought...
-
SOC Verification Engineer
5 days ago
San Diego, California, United States Apple Full time $120,000 - $180,000 per yearWould you like to join Apple's growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically...
-
IP Design Verification Engineer
5 days ago
San Jose, California, United States eTeam Full time $120,000 - $240,000 per year**Role - IP Design Verification EngineerLocation - San Jose, CA / Remote (Need to work in PST zone only)Duration - 12 MonthsJob - ContractJob Summary:**We are seeking an experienced 6 to 15 Years inIPDesign Verification Engineerwith expertise inSystemVerilog (SV) and UVM methodologyto verify complexIP's and Sub-System. The ideal candidate will be responsible...
-
Senior Design Verification Engineer
3 days ago
San Jose, California, United States Altera Full time $142,600 - $206,500Job Details:Job Description:Altera is responsible for High-Speed Protocol IP development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging.As Lead DV Engineer focusing on IP Verification & Validation, you will be responsible for carrying out design...
