Senior Custom ASIC Engineering Lead
3 days ago
Please Note:1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)2. If you already have a Candidate Account, please Sign-In before you apply.Job Description:Are you a versatile, senior engineer capable of leading external and internal cross-functional teams in areas such as physical design, STA, DFT, and packaging? Have you taped out so many chips that you can identify potential design problems hidden in EDA reports, advise design teams on how to fix them and then publish an application note about avoiding them in future? Do you love technical-deep-dive with engineers and providing an eagle's eye summary to management? If this is your engineering profile and you are looking for a challenge, then we have one for you.Broadcom develops critical Infrastructure chips that enable a variety of Customers to produce ASICs in almost all major segments of the Semiconductor industry, including AI. Our ASIC products division is looking for a senior engineer to guide Customer teams designing challenging chips in areas such as AI, HPC, networking and storage. This is an immensely responsible position, and an opportunity to push the frontiers of technology by working with cross-functional teams inside and outside of Broadcom.As a valued member of this team, you will be required to do the following:Manage external customer ASIC programs from inception to finish, including RFQs, technology and IP collaterals, design, test, packaging, fabrication, bring-up and productionAdvise customers on best practices in EDA, flows and design methodologies, and by organizing Q&A sessions with Broadcom technology expertsSee ahead, plan ahead, work ahead. Proactively assess potential risks to the design quality, project schedule, then work with cross-functional teams to prepare and execute risk mitigation actionsExecute physical design flows to check that incoming customer tape-in netlists meet Broadcom's stringent tape-out quality standardsMotivate and drive yourself to stay abreast of developments in Broadcom IPs, technology and end user applicationsParticipate in discussions about your chips with marketing, sales, legal and regulatory compliance teamsBe a consummate team player and assist other teams in needYou must have these proven skills to qualify for this position:Multiple tape-outs in advanced technology nodesAnalyze PPA tradeoffs involved amongst various library components, and architecturesKnowledgeable in low power design and power managementHands-on experience in physical design and STA, EDA tools, design flows for physical design, logic simulation, test, and packagingProgramming in TCL, shell and scripting languagesFollowing skills are nice to have:Exposure to SERDES communications protocols.Logic design, chip architecture, microarchitecture, Verilog RTL coding Front-end logic design verification, DRC, logic synthesisKnowledge of DFT methods including scan, memory BIST and repairEducation and Experience required:Bachelor's in Electrical Engineering and 12 + years of related experience or a Master's degree in Electrical Engineering and 10+ years of related experience.Additional Job Description:Compensation and BenefitsThe annual base salary range for this position is $141,300 - $226,000. This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
-
ASIC Design Engineer
7 days ago
San Jose, California, United States Randstad USA Full time $120,000 - $200,000 per yearJob SummaryWork with an industry first leader in network building as a ASIC Design Engineer in San Jose, CA. This is a growing company that is offering a direct hire opportunity for a critical role on their team. In this role you will bridge the gap between clients and internal team members regarding their systems design needs. Ideal candidates will have...
-
Principal ASIC Design Engineer
7 days ago
San Jose, California, United States CyberCoders Full time $180,000 - $240,000 per yearJob Title:Principal ASIC Design Engineer - RTL, PCIe, CXLJob Location:San Jose, CACompensation:$180K - $240K base Depending on experience plus stock optionsRequirements:RTL Design, ASIC Design, Microarchitecture, PCIe, CXLWe were founded in 2020 by a team of veterans in Silicon Valley, and our mission is to accelerate AI computing in data centers and HPC by...
-
ASIC Engineering Technical Leader
5 days ago
San Jose, California, United States Cisco Full time $120,000 - $200,000 per yearThe application window is expected to close on: October 21, 2025Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.This role requires being onsite in San Jose, CA 4+ days/week.Meet the TeamJoin the Cisco Silicon One team in developing a unified silicon architecture for web scale and service...
-
San Jose, California, United States Astera Labs Full time $216,000 - $300,000Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions grounded in open standards. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL, Ethernet, PCIe, and...
-
Director, SoC/ASIC Integration
7 days ago
San Jose, California, United States Ayar Labs Full time $220,000 - $275,000 per yearDirector of SoC / ASIC Integration Ayar Labs is seeking a Director of SoC / ASIC integration to develop and tape out the next generation of electronic-photonic integrated chips. The candidate will be responsible for leading the ASIC integration team, performing design integration, physical design, and tapeouts of ICs containing custom analog, photonic, and...
-
ASIC Engineer Sr Staff
11 hours ago
San Jose, California, United States Hewlett Packard Enterprise Full timeASIC Engineer Sr StaffThis role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they...
-
ASIC Power Engineer
5 days ago
San Diego, California, United States Apple Full time $120,000 - $200,000 per yearWe are seeking an ASIC Power Engineer to drive SoC power simulation, analysis and optimization for next-generation wireless SOC products. This role requires deep technical expertise in power estimation and a passion for developing highly power-efficient SoCs that enable breakthrough wireless experience.DescriptionIn this highly visible role, you will be...
-
HW SOC/ASIC Physical Design Engineer, Senior
6 days ago
San Diego, California, United States Qualcomm Full time $115,000 - $173,400 per yearCompany:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:We are seeking a highly skilled and motivated Physical Design Engineer to join our team. The ideal candidate will have hands-on experience in RTL-to-GDSII flow, with a strong focus on Floor-planning, Clock Tree Synthesis, Place-n-Route (PnR),...
-
Senior Digital Design Engineer
3 days ago
San Jose, California, United States Credo Full time $140,000 - $170,000 per yearCredo is engineering the future of high-speed connectivity for the AI-driven world.With a deeply rooted legacy of innovation and a passion for solving the most complex networking challenges, we deliver industry-leading solutions that power the next generation of cloud, AI, and hyperscale data centers.Credo is pioneering a systems-level approach to...
-
Senior Digital Design Engineer
13 hours ago
San Jose, California, United States Credo Semiconductor Full timeCredo is engineering the future of high-speed connectivity for the AI-driven world. With a deeply rooted legacy of innovation and a passion for solving the most complex networking challenges, we deliver industry-leading solutions that power the next generation of cloud, AI, and hyperscale data centers.Credo is pioneering a systems-level approach to...