Current jobs related to Digital Logic Design Engineer - Santa Clara, California - HCLTech


  • Santa Clara, California, United States Fierceli Inc Full time

    This is a senior role that requires 10+ years of experience in digital logic design, microprocessor architecture, and DFT concepts.Key ResponsibilitiesDevelop and implement DFT architectures for CPU and microprocessor designs.Lead a team in debugging and testing DFT features.Collaborate with cross-functional teams to design and develop digital logic...


  • Santa Clara, California, United States Ethan Alexander Group Full time

    Job OverviewWe are seeking a highly skilled Senior Digital Design Engineer to join our team at the Ethan Alexander Group. As a key member of our design team, you will be responsible for developing and implementing digital logic designs for our cutting-edge products.Key ResponsibilitiesDevelop micro-architecture specifications for logic circuits from product...


  • Santa Clara, California, United States SiTime Corporation Full time

    About SiTime CorporationSiTime Corporation is a leading provider of precision timing solutions. Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability.Job SummaryWe are seeking a highly skilled Senior Logic Design...


  • Santa Clara, California, United States NVIDIA Full time

    We are seeking a highly skilled Senior Logic Design Engineer to join our CPU Logic Design Team. As a member of this team, you will be responsible for designing CPU on-chip and off-chip interconnect networks, focusing on micro-architectural definition, RTL coding, logic debug, synthesis, and timing closure.This position offers the opportunity to have a real...

  • Digital Test Engineer

    3 weeks ago


    Santa Clara, California, United States Theery Full time

    Digital Test EngineerTheory is seeking a skilled Digital Test Engineer to join our team. As a Digital Test Engineer, you will be responsible for designing and implementing digital test strategies for our products. This includes defining test plans, creating test vectors, and collaborating with physical design teams to ensure that our products meet the...


  • Santa Clara, California, United States Qualcomm Full time

    Job SummaryQualcomm is seeking a highly skilled Senior ASIC Digital Design Engineer to join our team. As a key member of our Engineering Group, you will be responsible for defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP (block/SoC) development for high-performance, high-quality, low-power products.Key...


  • Santa Clara, California, United States NVIDIA Full time

    We are seeking a highly skilled Senior Logic Design Engineer to join our CPU Logic Design Team. As a member of this team, you will be responsible for designing CPU on-chip and off-chip interconnect networks, MP coherency, and last-level and system caches. Your focus will be on micro-architectural definition, RTL coding, logic debug, synthesis, and timing...


  • Santa Clara, California, United States Apple Full time

    Role OverviewApple's Silicon Engineering Group (SEG) is seeking a highly skilled CPU Physical Design Engineer to drive the convergence of RTL-to-GDS design through logic synthesis and place-and-route tools, targeting ambitious PPA goals. The ideal candidate will have a strong background in electrical engineering fundamentals, including logic design, digital...


  • Santa Clara, California, United States Fierceli Inc Full time

    This is a senior role requiring 10+ years of experience in digital logic design, microprocessors, and DFT architecture.Key Responsibilities:Excellent knowledge of digital logic design, microprocessors, debug features, DFT architecture, CPU architecture, and microarchitecture.Strong understanding of DFT and structural debug concepts and methodologies: JTAG,...


  • Santa Clara, California, United States Apple Full time

    Role OverviewAs a CPU Physical Design Engineer at Apple, you will play a critical role in driving the design and development of cutting-edge CPU blocks. This position requires a strong background in logic design, digital circuits, and physical design techniques.Key ResponsibilitiesDrive RTL-to-GDS design convergence through logic synthesis and...

  • ASIC Design Engineer

    4 weeks ago


    Santa Clara, California, United States Infobahn Softworld Full time

    Job Title: ASIC/RTL Design EngineerJob Summary:We are seeking an experienced ASIC/RTL Design Engineer to join our team at Infobahn Softworld Inc. in San Jose, CA. The successful candidate will be responsible for designing and implementing digital circuits, including micro-architecture documentation and block-level design.Key Responsibilities:Design and...


  • Santa Clara, California, United States Apple Full time

    Unlock Your Potential as a CPU Physical Design Engineer at AppleImagine what you could achieve in a dynamic and innovative environment where passion and dedication drive groundbreaking products and services. At Apple, we're committed to pushing the boundaries of what's possible, and we're looking for talented engineers like you to join our team.As a CPU...


  • Santa Clara, California, United States NVIDIA Full time

    Job Title: Senior Digital Design Verification EngineerNVIDIA is a leader in the field of artificial intelligence, deep learning, and autonomous driving. We are seeking a highly skilled Senior Digital Design Verification Engineer to join our team.Job Summary:We are looking for a talented engineer to verify the design and implementation of our cutting-edge...


  • Santa Clara, California, United States Apple Full time

    Job SummaryAs a Senior ASIC Design Engineer at Apple, you will be responsible for designing and developing next-generation System-on-Chip (SOC) architectures. This role requires a strong understanding of digital logic design, high-speed interconnects, and RTL coding. You will work closely with cross-functional teams to define and implement logic IP,...


  • Santa Clara, California, United States NVIDIA Full time

    NVIDIA CPU Design Engineer Job DescriptionWe are seeking a highly skilled CPU Design Engineer to join our team at NVIDIA. As a senior member of our design team, you will be responsible for designing and implementing high-performance, low-power CPU sub-system modules.Key Responsibilities:Drive the micro-architecture development, feasibility studies, and...


  • Santa Clara, California, United States NVIDIA Full time

    Senior CPU Design EngineerNVIDIA is seeking a highly skilled Senior CPU Design Engineer to join our team. As a key member of our CPU design team, you will be responsible for designing and implementing high-performance, low-power CPU subsystem modules.Key Responsibilities:Drive the micro-architecture development, feasibility studies, and documentation of CPU...


  • Santa Clara, California, United States NVIDIA Full time

    Senior CPU Design EngineerNVIDIA is seeking a highly skilled Senior CPU Design Engineer to join our team. As a key member of our CPU design team, you will be responsible for designing and implementing high-performance, low-power CPU subsystem modules.Key Responsibilities:Drive the micro-architecture development, feasibility studies, and documentation of CPU...


  • Santa Clara, California, United States ACL Digital Full time

    Job Description:We are seeking a highly skilled Physical Design Engineer to join our team at ACL Digital. As a key member of our Design Services organization, you will be responsible for delivering high-quality SOC Physical Design implementation solutions to our customers.The ideal candidate will have extensive experience in using Synopsys EDA tools/flows,...


  • Santa Clara, California, United States Apple Full time

    CPU Physical Design EngineerAt Apple, we're pushing the boundaries of innovation and technology. As a CPU Physical Design Engineer, you'll play a critical role in shaping the future of our products.Key Responsibilities:Drive RTL-to-GDS design convergence through logic synthesis and place-and-route tools targeting ambitious PPA goalsResponsible for...


  • Santa Clara, California, United States Apple Full time

    Role SummaryAs a CPU Physical Design Engineer in Apple's Silicon Engineering Group, you will play a key role in driving the design and development of our next-generation CPU blocks. You will be responsible for driving RTL-to-GDS design convergence through logic synthesis and place-and-route tools, targeting ambitious PPA goals. Additionally, you will work...

Digital Logic Design Engineer

2 months ago


Santa Clara, California, United States HCLTech Full time

Job Title: Digital Logic Design Engineer

Location: Remote

Salary Range: $70-80/hr on W2

Job Type: Full-time

Company Overview:

HCL Technologies is a next-generation global technology company that helps enterprises reimagine their businesses for the digital age. Our technology products and services are built on four decades of innovation, with a world-renowned management philosophy, a strong culture of invention and risk-taking, and a relentless focus on customer relationships. HCL also takes pride in its many diversity, social responsibility, sustainability, and education initiatives. Through its worldwide network of R&D facilities and co-innovation labs, global delivery capabilities, and over 211,000 'Ideapreneurs' across 52 countries, HCL delivers holistic services across industry verticals to leading enterprises, including 250 of the Fortune 500 and 650 of the Global 2000.

Enterprises across industries stand at an inflection point today. In order to thrive in the digital age, technologies such as analytics, cloud, IoT, and automation occupy center stage. In order to offer enterprises the maximum benefit of these technologies to further their business objectives, HCL offers an integrated portfolio of products and services through three business units. These are IT and Business Services (ITBS), Engineering and R&D Services (ERS), and Products and Platforms (P&P).

Job Description:

Key Responsibilities:

  • Develop and implement digital logic design techniques and features for digital logic, including 1149.6, 1687, 1500, Scan, On-chip clock control, Test compression, Logic Built-in-Self-Test, and Boundary scan.

Requirements:

  • Experience with Tessent tool flows for DFT RTL insertion and ATPG is required.
  • Experience in ATPG, coverage analysis, gate simulations & mismatch resolution is required.

What We Offer:

  • Health Insurance: Comprehensive medical, dental, and vision insurance.
  • Retirement Plan: 401(k) with company match.
  • Paid Time Off: Generous PTO policy including vacation, sick leave, and holidays.