Current jobs related to Physical Design Engineer Intern - Santa Clara, California - Ambarella


  • Santa Clara, California, United States Synapse Design Inc. Full time

    Job Title: Physical Design EngineerSynapse Design Inc. is seeking a highly skilled Physical Design Engineer to join our team.Location: Santa Clara CA, Fort Collins CO, Richmond VirginiaJob Summary:We are looking for a talented Physical Design Engineer with expertise in solving customer problems for critical designs to achieve desired performance, area, and...


  • Santa Clara, California, United States Synapse Design Inc. Full time

    Job SummaryWe are seeking a highly skilled Physical Design Engineer to join our team at Synapse Design Inc.The ideal candidate will have a strong background in physical design with mainstream P&R tools and experience working on advanced nodes such as 10nm, 7nm, and 5nm.Key ResponsibilitiesDevelop and implement design flows and methodologies for placement,...


  • Santa Clara, California, United States Synapse Design Inc. Full time

    At Synapse Design Inc., we are seeking a highly skilled Senior Physical Design Engineer to join our team.The ideal candidate will have a strong background in physical design with mainstream P&R tools and a minimum of 7-20 years of experience.Key responsibilities include working on 10nm/7nm/5nm or lower nodes designs with various customers, developing flow...


  • Santa Clara, California, United States Ambarella Full time

    Ambarella Physical Design Intern OpportunityWe are seeking a highly motivated and detail-oriented Physical Design Intern to join our team at Ambarella. As a Physical Design Intern, you will play a critical role in supporting the physical design team with all aspects of physical design implementation and verification of our cutting-edge SoC for sub-28nm...


  • Santa Clara, California, United States Ambarella Full time

    Ambarella Physical Design Intern OpportunityWe are seeking a highly motivated and detail-oriented Physical Design Intern to support our physical design team with all aspects of physical design implementation and verification of Ambarella's cutting-edge SoC for sub-28nm technology node.Key Responsibilities:Support physical design implementation and...


  • Santa Clara, California, United States P. Chappel Associates Inc Full time

    Physical Design EngineerWe are seeking a highly skilled Physical Design Engineer to join our team at P. Chappel Associates Inc in Santa Clara, California. This is a permanent position with a competitive salary range of $120K-$160K.This is a unique opportunity to work with an established international company in their North America expansion. As a Physical...


  • Santa Clara, California, United States Ambarella Full time

    Job Title: ASIC Design Engineer InternAt Ambarella, we are seeking a highly motivated and skilled ASIC Design Engineer Intern to join our team. As an intern, you will have the opportunity to work on cutting-edge projects and contribute to the development of innovative products.Key Responsibilities:Design and implement video compression logic, image...


  • Santa Clara, California, United States Recooty Full time

    Exciting Opportunity for a Physical Design EngineerSynapse Design is seeking an experienced Physical Design Engineer to join our growing team.We are looking for a skilled engineer with a strong background in physical design engineering.Key Responsibilities:5+ years of industry experience in physical design engineeringExpertise in hierarchical design,...


  • Santa Clara, California, United States ACL Digital Full time

    Job Description:We are seeking a highly skilled Physical Design Engineer to join our team at ACL Digital. As a key member of our Design Services organization, you will be responsible for delivering high-quality SOC Physical Design implementation solutions to our customers.The ideal candidate will have extensive experience in using Synopsys EDA tools/flows,...


  • Santa Clara, California, United States Apple Full time

    Role SummaryAt Apple, we're looking for a skilled CPU Physical Design Engineer to join our Silicon Engineering Group (SEG). As a key member of our team, you'll drive the design and development of CPU block-level physical design, working closely with internal CAD and PD methodology teams to optimize our design processes.Key ResponsibilitiesDrive RTL-to-GDS...


  • Santa Clara, California, United States Apple Full time

    Role OverviewApple's Silicon Engineering Group (SEG) is seeking a highly skilled CPU Physical Design Engineer to drive the convergence of RTL-to-GDS design through logic synthesis and place-and-route tools, targeting ambitious PPA goals. The ideal candidate will have a strong background in electrical engineering fundamentals, including logic design, digital...


  • Santa Clara, California, United States Amazon Full time

    Job Title: Senior Physical Design EngineerAmazon is seeking a highly skilled Senior Physical Design Engineer to join our team in Silicon IP. As a key member of our design team, you will be responsible for delivering cutting-edge and low-power System-on-Chip (SOC) designs.Responsibilities:Collaborate with architecture, timing, and logic design teams to drive...


  • Santa Clara, California, United States Apple Full time

    CPU Physical Design EngineerAt Apple, we're pushing the boundaries of innovation and technology. As a CPU Physical Design Engineer, you'll play a critical role in shaping the future of our products.Key Responsibilities:Drive RTL-to-GDS design convergence through logic synthesis and place-and-route tools targeting ambitious PPA goalsResponsible for...


  • Santa Clara, California, United States P. Chappel Associates Inc Full time

    Physical Design EngineerWe are seeking a highly skilled Physical Design Engineer to join our team at P. Chappel Associates Inc in Santa Clara, California. This is a permanent position with a competitive salary range of $120K-$160K.The successful candidate will have the opportunity to work with a talented team of engineers and contribute to the company's...


  • Santa Clara, California, United States Apple Full time

    Unlock Your Potential as a CPU Physical Design Engineer at AppleImagine what you could achieve in a dynamic and innovative environment where passion and dedication drive groundbreaking products and services. At Apple, we're committed to pushing the boundaries of what's possible, and we're looking for talented engineers like you to join our team.As a CPU...


  • Santa Clara, California, United States Apple Full time

    Role OverviewAs a CPU Physical Design Engineer at Apple, you will play a critical role in driving the development of cutting-edge CPU designs. Your expertise in logic synthesis, place-and-route tools, and physical design will be instrumental in delivering high-performance, low-power designs that meet ambitious PPA goals.Key ResponsibilitiesDrive RTL-to-GDS...


  • Santa Clara, California, United States Apple Full time

    Role OverviewAs a CPU Physical Design Engineer at Apple, you will play a critical role in driving the design and development of cutting-edge CPU blocks. This position requires a strong background in logic design, digital circuits, and physical design techniques.Key ResponsibilitiesDrive RTL-to-GDS design convergence through logic synthesis and...


  • Santa Clara, California, United States Qualcomm Full time

    Job Summary: We are seeking a highly skilled Physical Design Engineer to join our team at Qualcomm. As a key member of our SOC and core design team, you will be responsible for innovating, developing, and implementing chips and cores using state-of-the-art tools and technologies.Key Responsibilities:Design, verify, and deliver complex Physical Design...


  • Santa Clara, California, United States CV Library Full time

    Job Description:We are seeking a highly skilled Physical Design Engineer to join our team at Synopsys. As a key member of our Design Services organization, you will be responsible for implementing SOC Physical Design solutions for our customers.The ideal candidate will have extensive experience with Synopsys EDA tools and flows, including Synopsys Fusion...


  • Santa Clara, California, United States Apple Full time

    Role SummaryAs a CPU Physical Design Engineer in Apple's Silicon Engineering Group, you will play a key role in driving the design and development of our next-generation CPU blocks. You will be responsible for driving RTL-to-GDS design convergence through logic synthesis and place-and-route tools, targeting ambitious PPA goals. Additionally, you will work...

Physical Design Engineer Intern

2 months ago


Santa Clara, California, United States Ambarella Full time
About the Role

We are seeking a highly motivated Physical Design Engineer Intern to join our team at Ambarella. As a key member of our physical design team, you will play a critical role in the implementation and verification of our cutting-edge SoC for sub-28nm technology node.

Key Responsibilities
  • Support the physical design team with all aspects of physical design implementation, including floor-planning, auto place and route, physical implementation, timing verification, signal integrity analysis, power analysis, formal verification, and physical layout verification at block and/or full chip level.
  • Collaborate with the team to develop and implement hierarchical physical design strategies and methodologies.
  • Work with industry-leading EDA tools such as Cadence SoC Encounter, Synopsys ICC/Primetime, Magma Talus/Blast, and Mentor Calibre.
  • Develop and maintain a solid understanding of deep sub-micron technology issues and their impact on physical design.
Requirements
  • BS/MS in EE/computer science with prior internship experience in physical design.
  • Good understanding of VLSI digital design, layout, and timing closure.
  • Programming and scripting skills in C++, Perl, and TCL.
  • Basic knowledge of circuit design, device delays, and timing at gate-level.
  • Experience with UNIX and project work experience using industry-standard EDA tools.
Preferred Qualifications
  • Familiarity with hardware design languages such as Verilog and VHDL.
  • Experience with Cadence Encounter, RTL compiler, Conformal, and QRC.
  • Proven track record of delivering tape-out quality GDSII with silicon success.