Senior ASIC Engineer
1 week ago
We are seeking a highly skilled Senior ASIC Engineer to join our team at Juniper Networks. As a Senior ASIC Engineer, you will be responsible for designing, verifying, and validating high-speed ASICs for large, complex systems.
Responsibilities:- Design and develop high-speed ASICs using advanced verification methodologies
- Verify and validate ASICs using SystemVerilog and UVM methodology
- Work closely with logic designers and software developers to resolve bugs and improve system performance
- Develop Perl, Python, and/or shell scripts to improve current verification infrastructure/methodology
- Experience in ASIC design and verification using SystemVerilog and UVM methodology
- Strong problem-solving and debugging skills
- Experience with Perl, Python, and/or shell scripting
- Knowledge of networking protocols such as Ethernet
- Competitive salary range: $179,200.00 - $257,600.00/year
- Medical benefits, 401(k) eligibility, vacation, sick time, and parental leave
- Opportunity to work with a talented team of engineers and contribute to the development of cutting-edge technology
-
Senior ASIC Design Engineer
1 week ago
Sunnyvale, California, United States Wipro Full timeJob Title: Senior ASIC Design EngineerWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Wipro. As a key member of our design team, you will be responsible for designing and developing complex ASICs for high-speed processors and other applications.Key Responsibilities:Design and develop high-speed ASICs using Verilog programming...
-
Senior ASIC Design Engineer
6 days ago
Sunnyvale, California, United States Wipro Full timeJob Title: Senior ASIC Design EngineerWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Wipro. As a key member of our design team, you will be responsible for designing and developing complex ASICs for high-speed applications.Key Responsibilities:Design and develop high-speed ASICs using Verilog programming languageDevelop and...
-
Senior ASIC Design Engineer
3 weeks ago
Sunnyvale, California, United States Juniper Networks Full timeJob Title: Senior ASIC Engineer Sr StaffWe are seeking a highly skilled Senior ASIC Engineer to join our team at Juniper Networks. As a key member of our Silicon Systems Technology Group (SST), you will be responsible for delivering high-speed ASICs for large, complex systems.Responsibilities:Architect and develop block-level verification environments for...
-
Senior ASIC Design Engineer
2 weeks ago
Sunnyvale, California, United States Juniper Networks Full timeJob Title: Senior ASIC Design EngineerWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Juniper Networks. As a key member of our team, you will be responsible for designing and verifying high-speed ASICs for large, complex systems.Responsibilities:Design and develop block-level verification environments for sub-systems and...
-
Senior ASIC Design Engineer
4 weeks ago
Sunnyvale, California, United States Wipro Full timeJob Summary: We are seeking a highly skilled Senior ASIC Design Engineer to join our team at Wipro. As a key member of our design team, you will be responsible for delivering complex ASIC designs for high-speed processors and ASICs.Key Responsibilities:Design and develop high-speed ASICs using Verilog programming language and Cadence tools.Develop and...
-
Senior ASIC Design Engineer
4 weeks ago
Sunnyvale, California, United States Amazon Full timeAbout the RoleWe are seeking a highly skilled Senior ASIC Design Engineer to join our Hardware Compute Group at Amazon. As a key member of our team, you will be responsible for designing and developing hardware accelerator IP to be deployed in a range of Amazon devices.Key ResponsibilitiesDesign and develop hardware accelerator IP in Verilog HDL, working...
-
Senior ASIC Design Engineer
3 weeks ago
Sunnyvale, California, United States Wipro Full timeJob DescriptionWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Wipro. The ideal candidate will have a strong background in Verilog programming and experience in designing complex RTL logic designs for high-speed processors and ASICs.Key Responsibilities:Design and develop high-speed ASICs using Verilog programmingDevelop and...
-
Senior ASIC Design Engineer
2 weeks ago
Sunnyvale, California, United States Sql Pager LLC Full timeJob SummaryWe are seeking a highly skilled Senior ASIC Design Engineer to join our team at Sql Pager LLC. As a key member of our design team, you will be responsible for developing advanced ASICs for our automotive and data center artificial intelligence computing architecture.Key ResponsibilitiesDevelop and implement ASIC architecture and design...
-
Senior ASIC Physical Design Engineer
6 days ago
Sunnyvale, California, United States SpaceX Full timeJob Title: Senior ASIC Physical Design EngineerSpaceX is a pioneering company that is revolutionizing the space industry. We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team.The successful candidate will be responsible for designing and developing cutting-edge ASICs for our Starlink satellite constellation. This is a unique...
-
Senior ASIC Physical Design Engineer
2 weeks ago
Sunnyvale, California, United States SpaceX Full timeJob Title: Senior SOC/ASIC Physical Design EngineerJoin SpaceX as a Senior SOC/ASIC Physical Design Engineer and contribute to the development of cutting-edge silicon for deployment in space and ground infrastructures around the globe.About the Role:We are seeking a highly motivated and experienced Physical Design Engineer to join our team. As a Senior...
-
Senior Principal ASIC Design Engineer
2 weeks ago
Sunnyvale, California, United States Fortinet Full timeJob Title: Senior Principal ASIC Design EngineerFortinet is seeking a highly skilled Senior Principal ASIC Design Engineer to join our team. As a key member of our ASIC design team, you will play a principal role in developing next-gen SOC architecture, performing IP integration, chip-level RTL design & verification, and leading low-power design...
-
Senior Principal ASIC Design Engineer
6 days ago
Sunnyvale, California, United States Fortinet Full timeJob Title: Senior Principal ASIC Design EngineerFortinet is seeking a highly skilled Senior Principal ASIC Design Engineer to join our team. As a key member of our ASIC design team, you will play a principal role in developing next-gen SOC architecture, performing IP integration, chip-level RTL design & verification, and leading low-power design...
-
Senior ASIC Design Engineer
3 weeks ago
Sunnyvale, California, United States META Full timeJob Title: Senior ASIC Design EngineerMeta is seeking a highly skilled Senior ASIC Design Engineer to join our team. As a key member of our design team, you will be responsible for architecting state-of-the-art machine learning accelerators for Meta's data centers.Responsibilities:Collaborate with AI/ML experts to design and develop machine learning...
-
Senior Principal ASIC Design Engineer
3 weeks ago
Sunnyvale, California, United States Fortinet Full timeJob Title: Senior Principal ASIC Design EngineerFortinet is seeking a highly skilled Senior Principal ASIC Design Engineer to join our team. As a key member of our ASIC design team, you will play a principal role in developing next-gen SOC architecture, performing IP integration, chip-level RTL design & verification, and leading low-power design...
-
Senior Principal ASIC Design Engineer
2 weeks ago
Sunnyvale, California, United States Fortinet Full timeJob Title: Senior Principal ASIC Design EngineerFortinet is seeking a highly skilled Senior Principal ASIC Design Engineer to join our team. As a key member of our ASIC design team, you will play a principal role in developing next-generation SOC architecture, performing IP integration, chip-level RTL design & verification, and leading low-power design...
-
Senior Principal ASIC Design Engineer
3 days ago
Sunnyvale, California, United States Fortinet Full timeJob Title: Senior Principal ASIC Design EngineerFortinet is seeking a highly skilled Senior Principal ASIC Design Engineer to join our team. As a key member of our ASIC design team, you will play a principal role in developing next-gen SOC architecture, performing IP integration, chip-level RTL design & verification, and leading low-power design...
-
Senior ASIC Architect
3 weeks ago
Sunnyvale, California, United States META Full timeJob Title: Senior ASIC ArchitectMeta is seeking a highly skilled Senior ASIC Architect to join our team. As a key member of our architecture team, you will be responsible for designing and developing state-of-the-art machine learning accelerators for our data centers.Responsibilities:Collaborate with AI/ML experts to architect machine learning accelerators...
-
Senior ASIC Physical Design Engineer
4 weeks ago
Sunnyvale, California, United States SpaceX Full timeAbout the RoleAt SpaceX, we're pushing the boundaries of innovation and technology to make humanity a multi-planetary species. As a Senior ASIC Physical Design Engineer, you'll play a critical role in developing cutting-edge silicon solutions for our Starlink network, enabling fast and reliable internet connectivity around the globe.Key...
-
Senior Principal ASIC Design Engineer
2 weeks ago
Sunnyvale, California, United States Fortinet Full timeJob SummaryFortinet is seeking a highly skilled Senior Principal ASIC Design Engineer to join our team. As a key member of our ASIC design team, you will play a principal role in developing next-generation SOC architecture, performing IP integration, chip-level RTL design and verification, and leading low-power design methodology.Key ResponsibilitiesLead...
-
Senior SOC/ASIC Physical Design Engineer
2 weeks ago
Sunnyvale, California, United States SpaceX Full timeJob Title: Senior SOC/ASIC Physical Design EngineerAt SpaceX, we're pushing the boundaries of innovation and technology. As a Senior SOC/ASIC Physical Design Engineer, you will play a critical role in the development of cutting-edge silicon for deployment in space and ground infrastructures around the globe.Responsibilities:Perform partition synthesis and...