Current jobs related to Senior ASIC Design Engineer - Cupertino, California - Apple Inc.

  • Senior ASIC Design Engineer

    2 weeks ago

    Cupertino, California, United States Acceler8 Talent Full time

    We are seeking a highly skilled Senior ASIC Design Engineer to join our team at Acceler8 Talent. This role will be critical in ensuring the performance and reliability of our custom AI chip designs.Key Responsibilities:Perform static timing analysis on ASIC designs to ensure optimal performance.Collaborate with design engineers to identify and resolve...

  • ASIC Design Engineer

    1 month ago

    Cupertino, California, United States Apple Full time

    Job Title: ASIC Design EngineerAt Apple, we're looking for a highly skilled ASIC Design Engineer to join our Hardware Technologies team. As a key member of our team, you will be responsible for designing and developing high-performance, power-efficient system-on-chips (SoCs) for our next-generation devices.About the Role:Design and develop high-quality RTL...

  • Senior ASIC Physical Design PPA Engineer

    3 weeks ago

    Cupertino, California, United States Apple Full time

    Job Title: Senior ASIC Physical Design PPA EngineerAt Apple, we're looking for a highly motivated and experienced Senior ASIC Physical Design PPA Engineer to join our dynamic and growing team. As a key member of our Digital Design Engineering group, you'll play a strategic role in designing state-of-the-art ASICs and driving innovation in the field of...

  • Senior ASIC Design Engineer

    3 weeks ago

    Cupertino, California, United States Apple Full time

    Job SummaryWe are seeking a highly skilled ASIC Design Engineer to join our team at Apple. As a key member of our SOC Design group, you will be responsible for designing and implementing complex logic designs, integrating complex IPs into the SOC, and supporting front-end integration activities.This is a unique opportunity to work on cutting-edge hardware...

  • ASIC Design Engineer

    4 weeks ago

    Cupertino, California, United States Apple Full time

    Job Title: ASIC Design EngineerAt Apple, we're pushing the boundaries of innovation and technology. As an ASIC Design Engineer, you'll play a critical role in shaping the future of our products and services.Responsibilities:Design and develop complex digital logic circuits and microarchitecturesIntegrate multiple IPs into a single System-on-Chip...

  • Senior ASIC Engineer

    2 weeks ago

    Cupertino, California, United States Apple Full time

    Role SummaryApple is seeking a highly skilled Senior ASIC Engineer to join our team in Cupertino. As a key member of our hardware design team, you will be responsible for developing and maintaining methodologies and flows related to timing verification and closure.Key ResponsibilitiesDevelop and maintain timing closure methodologies and flowsGenerate block...

  • ASIC Design Engineer

    1 month ago

    Cupertino, California, United States Apple Full time

    Unlock the Power of Pixel IP DesignAs an ASIC Design Engineer at Apple, you will play a critical role in crafting the technology that fuels our devices. You will work closely with cross-functional teams to design and develop high-performance, low-power pixel processing engines that enable our customers to capture and display beautiful images and video.Key...

  • ASIC Design Engineer

    4 weeks ago

    Cupertino, California, United States Apple Full time

    Unlock the Power of Pixel ProcessingAs an ASIC Design Engineer at Apple, you will play a critical role in crafting the technology that fuels our devices. You will work closely with cross-functional teams to design and develop high-performance, low-power pixel processing engines that enable our customers to capture and display beautiful images and video.Key...

  • Senior ASIC Physical Design PPA Engineer

    2 months ago

    Cupertino, California, United States Apple Full time

    About the RoleWe are seeking a highly motivated Senior ASIC Physical Design PPA Engineer to join our dynamic and growing team at Apple. As a key member of our Digital Design Engineering group, you will play a strategic role in designing state-of-the-art ASICs and driving innovation in the field of physical design.Key ResponsibilitiesDesign and develop...

  • ASIC Design Engineer

    4 weeks ago

    Cupertino, California, United States Apple Full time

    Job Title: ASIC Design EngineerAt Apple, we're looking for a talented ASIC Design Engineer to join our Hardware Technologies group. As a key member of our team, you'll play a critical role in designing our next-generation, high-performance, power-efficient system-on-chips (SoCs).About the RoleYou'll be responsible for crafting and building the technology...

  • Senior ASIC Integration Engineer

    3 weeks ago

    Cupertino, California, United States Apple Full time

    Job Title: Senior ASIC Integration EngineerAt Apple, we're looking for a highly skilled Senior ASIC Integration Engineer to join our team of experts in designing and developing cutting-edge System-on-Silicon (SoC) chips for high-end mobile applications.Key Responsibilities:Own full chip and block level timing closure throughout the entire project cycle (RTL,...

  • Senior ASIC Engineer

    2 weeks ago

    Cupertino, California, United States Apple Full time

    About the RoleWe are seeking a highly skilled ASIC Design Engineer to join our team at Apple. As an ASIC Design Engineer, you will be responsible for designing and developing high-quality ASICs for our cutting-edge hardware products.Key ResponsibilitiesDesign and develop high-quality ASICs for our hardware productsCollaborate with cross-functional teams to...

  • Senior ASIC Physical Design PPA Engineer

    3 weeks ago

    Cupertino, California, United States Apple Full time

    Role SummaryAs a Senior ASIC Physical Design PPA Engineer at Apple, you will play a critical role in designing state-of-the-art ASICs and driving innovation in the field of silicon design. You will be responsible for generating automation and infrastructure to scale and improve the efficiency and reliability of the PPA regression and problems.Key...

  • ASIC Design Engineer

    3 weeks ago

    Cupertino, California, United States Apple Full time

    Job SummaryAs a highly skilled ASIC Design Engineer, you will play a critical role in designing our next-generation, high-performance, power-efficient system-on-chips (SoCs) at Apple. You will work closely with cross-functional teams to craft and build the technology that fuels our devices, enabling our customers to do all the things they love with their...

  • Senior ASIC Physical Design PPA Engineer

    2 weeks ago

    Cupertino, California, United States Apple Full time

    Role SummaryAs a Senior ASIC Physical Design PPA Engineer at Apple, you will be part of our Digital Design Engineering group, responsible for crafting innovative solutions and turning them into reality. You will apply engineering fundamentals and collaborate with your team to bring forward-thinking ideas to the real world.Key ResponsibilitiesGenerate...

  • ASIC Design Engineer

    3 weeks ago

    Cupertino, California, United States Apple Full time

    Job Title: ASIC Design Engineer - Pixel IPAt Apple, we're looking for a highly skilled ASIC Design Engineer to join our Pixel IP design team. As a key member of our Hardware Technologies group, you'll play a critical role in designing our next-generation, high-performance, power-efficient system-on-chips (SoCs).About the Role:You will be responsible for...

  • Senior Analog ASIC Architect

    3 weeks ago

    Cupertino, California, United States Apple Full time

    Job DescriptionAt Apple, we're looking for a highly skilled Senior Analog ASIC Architect to join our Touch Technology team. As a key member of our team, you will be responsible for designing and developing next-generation Touch Technologies for our products.Responsibilities:Design and develop high-performance, low-power analog front-end architectures for...

  • ASIC Design and Integration Engineer

    3 weeks ago

    Cupertino, California, United States Apple Full time

    Role SummaryAs a highly skilled ASIC Design and Integration Engineer at Apple, you will play a critical role in designing and integrating cutting-edge system-on-chip (SoC) solutions for our next-generation products. Your expertise in low-power design techniques, front-end implementation, and system design methodologies will enable our team to deliver...

  • Physical Design Engineer

    3 weeks ago

    Cupertino, California, United States Amazon Full time

    About the RoleWe are seeking a highly skilled ASIC Physical Design Engineer to join our team at Amazon. As a member of our Cloud-Scale Machine Learning Acceleration team, you will be responsible for designing and optimizing hardware in our data centers, including AWS Inferentia and Trainium Systems.Key ResponsibilitiesWork with RTL/logic designers to drive...

  • ASIC Design and Integration Engineer

    3 weeks ago

    Cupertino, California, United States Apple Full time

    About the RoleWe are seeking a highly skilled ASIC Design and Integration Engineer to join our Hardware Technologies group at Apple. As a key member of our team, you will play a critical role in designing our next-generation, high-performance, power-efficient system-on-chips (SoCs).Key ResponsibilitiesDesign and integrate large pixel-processing subsystems...

Senior ASIC Design Engineer

2 months ago

Cupertino, California, United States Apple Inc. Full time
About the Role

We're seeking a highly skilled ASIC Design Engineer to join our Hardware Technologies group at Apple Inc. As a key member of our team, you'll play a critical role in designing our next-generation, high-performance, power-efficient system-on-chips (SoCs).

Key Responsibilities
  • Design and develop high-quality RTL code with embedded assertions and cover points.
  • Collaborate with architecture, design, and verification teams to specify, design, and debug designs.
  • Work closely with design verification and formal verification teams to debug and verify functionality and performance.
  • Apply knowledge of flow control, arbitration, cache design, compression, pipelining, sequencers, and other techniques to coordinate moving large amounts of data between the memory subsystem and the Apple Neural Engine Core (ANE).
Requirements
  • Experience in SoC front-end ASIC RTL digital logic design using Verilog or System Verilog.
  • Experience working multi-functionally with architecture, design, and verification teams to specify, design, and debug designs.
  • Experience in front-end implementation tasks such as synthesis, timing, area/power analysis, linting, and logic equivalence checks.
  • Good collaboration skills with strong written and verbal communication skills.
  • Good understanding of flow control, arbitration, address translation, caching, on-chip interconnects, and performance analysis.
Preferred Qualifications
  • Previous experience designing dedication DMA engines, multimedia IPs (especially AI/ML applications), data storage, memory controllers, networking, image processing, interconnects, and/or low power design.
  • Familiarity with common on-chip bus protocols such as AMBA (AXI, AHB, APB), and relevant scripting languages (Python, Perl, TCL).
About Apple

Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.