Senior Level Physical Synthesis Implementation Engineer
3 weeks ago
As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.
Principal Duties & Responsibilities
- Implement Hierarchical blocks of the DDR/system cache subsystem running the physical synthesis with Synopsys Fusion Compiler.
- Work with RTL designers on managing complex power intent
- Manage timing constraints
- Trouble shoot upf issues in synthesis
- Run Conformal Low Power Checks on final netlist and resolve clp violations
- Run Power Aware Conformal Logic Equilalency Check: both RTL 2 Gate and Gate 2 Gate.
- Run STA on final netlist and support PD timing/congestion closure
- Work with RTL designers and PD team in evaluateing and executing both manual and tool generated (Conformal eco) functional eco
Skills
- Working independently with little supervision.
- Using verbal and written communication skills to convey complex and/or detailed information to multiple individuals/audiences with differing knowledge levels. May require strong negotiation and influence, communication to large groups or high-level constituents.
- Completing tasks that require multiple steps that can be performed in various orders; tasks require simultaneously executing multiple cognitive abilities and maintaining information in short- or long-term memory.
- Using deductive and inductive problem solving; multiple approaches may be taken/necessary to solve the problem; often information is missing or conflicting; advanced data analysis and interpretation skills are required.
Required Competencies (All competencies below are required upon entry)
- Analytical Skills - The ability to collect information and identify fundamental patterns/trends in data. This includes the ability to gather, integrate, and interpret information from several sources.
- Communication - The ability to convey information clearly and accurately, as well as choosing the most effective method of delivery (e.g., email, phone, face-to-face). This includes using a technically sound communication style both verbally and in writing.
- Getting Work Done - The ability to be organized, resourceful, and planful. This includes the ability to leverage multiple resources to get things done and lay out tasks in sufficient detail. This also includes the ability to get things done with fewer resources and in less time, work on multiple tasks at once without losing track, and foresee and plan around obstacles.
- Proficient in running Physical synthesis with Synopsys Fusion Compiler on SoC Top Level blocks with complex power intent.
- Proficient running Cadence Conformal Low Power checks on block with complex power intent.
- Proficient in running Cadence Conformal Power Aware Logic Equivalency Checks.
- Proficient in running STA with Synopsys PTSI.
Qualifications
- Bachelor's degree in Engineering.
- 7+ years Hardware Engineering experience or related work experience.
Preferred Qualifications
- Bachelor/Master's Degree in Engineering
- 12+ years Hardware Engineering experience or related work experience.
-
San Diego, United States Qualcomm Full timeAs a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement,...
-
San Diego, United States eTeam Full timeJob Title: Hardware Engineering - Engineer, Senior Staff Job Location: San Diego, CA Job Duration: 6+ Months Job Description: TOP 5 REQUIRED SKILLS: 1. Physical synthesis 2. Low Power Design 3. STA 4. Conformal low power 5. Conformal Power aware logic equivalency check REQUIRED EDUCATION: * Bachelor's degree in Computer Science, Electrical/Electronics...
-
Physical Design Engineer
1 day ago
San Diego, United States LanceSoft, Inc. Full timeMin 5 years of experience as Physical Design/Implementation EngineerTOP 5 REQUIRED SKILLS:1. Physical synthesis2. Low Power Design3. STA4. Conformal low power5. Conformal Power aware logic equivalency checkTECHNOLOGIES:REQUIRED EDUCATION:* Bachelor’s degree in Computer Science, Electrical/Electronics Engineering, Engineering or related field and 6+ years...
-
Senior Physical Design Engineer
1 month ago
San Diego, United States LanceSoft, Inc. Full timePrincipal Duties & Responsibilities : • Implement Hierarchical blocks of the DDR/system cache subsystem running the physical synthesis with Synopsys Fusion Compiler. • Work with RTL designers on managing complex power intent • Manage timing constraints • Trouble shoot upf issues in synthesis • Run Conformal Low Power Checks on final netlist and...
-
Senior Physical Design Engineer
1 month ago
San Diego, United States LanceSoft, Inc. Full timePrincipal Duties & Responsibilities : • Implement Hierarchical blocks of the DDR/system cache subsystem running the physical synthesis with Synopsys Fusion Compiler. • Work with RTL designers on managing complex power intent • Manage timing constraints • Trouble shoot upf issues in synthesis • Run Conformal Low Power Checks on final netlist and...
-
Senior Physical Design Engineer
2 months ago
San Diego, United States LanceSoft, Inc. Full timePrincipal Duties & Responsibilities : • Implement Hierarchical blocks of the DDR/system cache subsystem running the physical synthesis with Synopsys Fusion Compiler. • Work with RTL designers on managing complex power intent • Manage timing constraints • Trouble shoot upf issues in synthesis • Run Conformal Low Power Checks on final netlist and...
-
Senior Physical Design Engineer
3 weeks ago
San Diego, United States LanceSoft Full timePrincipal Duties & Responsibilities : Want to apply Read all the information about this position below, then hit the apply button. • Implement Hierarchical blocks of the DDR/system cache subsystem running the physical synthesis with Synopsys Fusion Compiler. • Work with RTL designers on managing complex power intent • Manage timing constraints •...
-
Senior Physical Design Engineer
4 weeks ago
San Diego, United States LanceSoft Full timePrincipal Duties & Responsibilities : Implement Hierarchical blocks of the DDR/system cache subsystem running the physical synthesis with Synopsys Fusion Compiler. Work with RTL designers on managing complex power intent Manage timing constraints Trouble shoot upf issues in synthesis Run Conformal Low Power Checks on final netlist and resolve clp...
-
San Diego, United States LanceSoft Full timeJob Description: TOP 5 REQUIRED SKILLS: 1. Physical synthesis 2. Low Power Design 3. STA 4. Conformal low power 5. Conformal Power aware logic equivalency check TECHNOLOGIES: REQUIRED EDUCATION: * Bachelor s degree in Computer Science, Electrical/Electronics Engineering, Engineering or related field and 6+ years of Hardware Engineering or...
-
San Diego, CA, United States eTeam, Inc. Full timeJob Title: Hardware Engineering - Engineer, Senior Staff Job Location: San Diego, CA Job Duration: 6+ Months Job Description: TOP 5 REQUIRED SKILLS: 1. Physical synthesis 2. Low Power Design 3. STA 4. Conformal low power 5. Conformal Power aware logic equivalency check REQUIRED EDUCATION: * Bachelor's degree in Computer Science,...
-
Principal Product Engineer, Synthesis
6 days ago
San Jose, United States ASM International Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Seeking a highly motivated engineer who can drive improvement to Cadences synthesis products from a design perspective. The position provides an excellent opportunity to work closely with the R&D team to define the roadmap of the products.The...
-
Physical Design Engineer
4 days ago
San Jose, United States Sintegra Full timeAt Sintegra Inc. we are seeking a skilled Physical Design Engineer to join our team in San Jose, CA. The ideal candidate will have a strong background in block-level design from RTL-to-GDSII, with expertise in synthesis, floor planning, place & route, timing/EMIR/PV closure, and signoff. The candidate should be proficient with the Cadence implementation tool...
-
Manufacturing Supervisor
7 days ago
San Diego, United States TalentBurst, Inc. Full timeIndustry: Medical Practice Position: Manufacturing Supervisor, Synthesis and Production Microbiology Location: San Diego, CA (On-site) Duration: 06 months contract (+Possibility of extension) Manufacturing, Synthesis, and Supervisory experience are HARD REQUIREMENTS (candidate MUST HAVE all 3). Please be sure Manufacturing, Synthesis, and Supervisory...
-
Manufacturing Supervisor
6 days ago
San Diego, United States TalentBurst, an Inc 5000 company Full timeIndustry: Medical PracticeTitle: Manufacturing Supervisor - Synthesis and Production MicrobiologyLocation: San Diego, CA (On-site)Duration: 06 months contract (+Possibility of extension)Details:Manufacturing, Synthesis, and Supervisory experience are HARD REQUIREMENTS (candidate MUST HAVE all 3). Please be sure Manufacturing, Synthesis, and Supervisory...
-
Senior RTL Design Engineer
2 weeks ago
San Jose, United States Trilyon, Inc. Full timeTrilyon, Inc. is looking for a Senior RTL Design Engineer for its direct client. If you have the skills and experience mentioned below, we would love to discuss it with you.Location: Onsite San Jose, CADuration: 12 Plus MonthsJOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level...
-
Senior RTL Design Engineer
2 weeks ago
San Jose, United States Trilyon, Inc. Full timeTrilyon, Inc. is looking for a Senior RTL Design Engineer for its direct client. If you have the skills and experience mentioned below, we would love to discuss it with you. Location: Onsite San Jose, CA Duration: 12 Plus Months JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level...
-
Senior RTL Design Engineer
2 weeks ago
San Jose, United States ZealTech, Inc. Full timeRTL Design Engineer - SeniorResponsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linting and simulation of design. Work with synthesis and backend teams for physical implementation....
-
RTL Design Engineer
6 days ago
San Jose, United States Trilyon, Inc. Full timeJob Description Job Description For over 15 years, Trilyon has been at the forefront of providing comprehensive global workforce solutions and staffing services. Leveraging our extensive expertise across multiple domains such as Cloud technology, Salesforce, AI, Machine Learning, and Technical Writing, we consistently exceed expectations in catering to a...
-
Physical Design Engineer
7 days ago
San Jose, United States Sintegra Inc. Full timeAt Sintegra Inc. we are seeking a skilled Physical Design Engineer to join our team in San Jose, CA. The ideal candidate will have a strong background in block-level design from RTL-to-GDSII, with expertise in synthesis, floor planning, place & route, timing/EMIR/PV closure, and signoff. The candidate should be proficient with the Cadence implementation tool...
-
Physical Design Engineer
5 days ago
San Jose, United States Sintegra Full timeAt Sintegra Inc. we are seeking a skilled Physical Design Engineer to join our team in San Jose, CA. The ideal candidate will have a strong background in block-level design from RTL-to-GDSII, with expertise in synthesis, floor planning, place & route, timing/EMIR/PV closure, and signoff. The candidate should be proficient with the Cadence implementation tool...