Senior Physical Design Engineer

2 weeks ago


San Diego, United States LanceSoft Full time

Principal Duties & Responsibilities :

Implement Hierarchical blocks of the DDR/system cache subsystem running the physical synthesis with Synopsys Fusion Compiler.

Work with RTL designers on managing complex power intent

Manage timing constraints

Trouble shoot upf issues in synthesis

Run Conformal Low Power Checks on final netlist and resolve clp violations

Run Power Aware Conformal Logic Equivalency Check: both RTL 2 Gate and Gate 2 Gate.

Run STA on final netlist and support PD timing/congestion closure

Work with RTL designers and PD team in evaluating and executing both manual and tool generated (Conformal eco) functional eco

Required Competencies (All competencies below are required upon entry)

Analytical Skills - The ability to collect information and identify fundamental patterns/trends in data. This includes the ability to gather, integrate, and interpret information from several sources.

Communication - The ability to convey information clearly and accurately, as well as choosing the most effective method of delivery (e.g., email, phone, face-to-face). This includes using a technically sound communication style both verbally and in writing.

Getting Work Done - The ability to be organized, resourceful, and planful. This includes the ability to leverage multiple resources to get things done and lay out tasks in sufficient detail. This also includes the ability to get things done with fewer resources and in less time, work on multiple tasks at once without losing track, and foresee and plan around obstacles.

Proficient in running Physical synthesis with Synopsys Fusion Compiler on SoC Top Level blocks with complex power intent.

Proficient running Cadence Conformal Low Power checks on block with complex power intent.

Proficient in running Cadence Conformal Power Aware Logic Equivalency Checks.

Proficient in running STA with Synopsys PTSI.

Top 5 Required Skills:

1. Physical synthesis

2. Low Power Design

3. STA

4. Conformal low power

5. Conformal Power aware logic equivalency check

Required Education:

* Bachelors degree in computer science, Electrical/Electronic Engineering, Engineering or related field and 6+ years of Hardware Engineering or related work experience

-OR-

* Masters degree in computer science, Electrical/Electronic Engineering, Engineering or related work experience and 4+ of Hardware Engineering or related work experience

-OR-

* PhD in Computer Science, Electrical/Electronic Engineering, Engineering or related field and 2+ of Hardware Engineering or related work experience



  • San Diego, United States LanceSoft, Inc. Full time

    Principal Duties & Responsibilities : • Implement Hierarchical blocks of the DDR/system cache subsystem running the physical synthesis with Synopsys Fusion Compiler. • Work with RTL designers on managing complex power intent • Manage timing constraints • Trouble shoot upf issues in synthesis • Run Conformal Low Power Checks on final netlist and...


  • San Diego, United States LanceSoft Full time

    Principal Duties & Responsibilities : Implement Hierarchical blocks of the DDR/system cache subsystem running the physical synthesis with Synopsys Fusion Compiler. Work with RTL designers on managing complex power intent Manage timing constraints Trouble shoot upf issues in synthesis Run Conformal Low Power Checks on final netlist and resolve clp violations...


  • San Diego, United States LanceSoft, Inc. Full time

    Principal Duties & Responsibilities : • Implement Hierarchical blocks of the DDR/system cache subsystem running the physical synthesis with Synopsys Fusion Compiler. • Work with RTL designers on managing complex power intent • Manage timing constraints • Trouble shoot upf issues in synthesis • Run Conformal Low Power Checks on final netlist and...


  • San Jose, United States Cadence Design Systems Full time

    Principal Application Engineer responsible for providing pre-sales and post-sales technical support for the Digital Implementation and Signoff tools. Will work closely with customers on bringing up flows at advanced nodes, and solving challenges in meeting power, performance and area (PPA) in vertical markets such as datacenter, ML/AI, networking and...


  • San Diego, United States Cadence Design Systems Full time

    Cadence is the leader in hardware emulation-acceleration technologies and products. Looking for a hands-on Sr Principal Power/HW Design Engineer who wants to expand their scope, and grow their career. This position is located in our San Jose headquarter office, reports to the Engineering Group Director of R&D, and works in a growing talented organization. ...


  • San Diego, United States Cadence Design Systems Full time

    Job Description All potential candidates should read through the following details of this job with care before making an application. This is an opportunity to join a dynamic and growing team of engineers developing high-speed physical IP for industry-standard protocols. The successful candidate will be a highly self-motivated and results-oriented member of...


  • San Diego, United States ApTask Full time

    Position: Physical Design Engineer with ASIC design Exp. Find out exactly what skills, experience, and qualifications you will need to succeed in this role before applying below.Location: San Jose, CA (Onsite)Duration: Full-time Job Description:•BS/MS in Electrical Engineering or Computer Science•Minimum of hands-on experience in ASIC design and design...


  • San Diego, United States Ursus Inc Full time

    STA Physical Design Engineer LOCATION: San Jose, CA (hybrid 3 days onsite) DURATION: 6+ Months Is this the next step in your career Find out if you are the right candidate by reading through the complete overview below. Description: Perform static timing analysis (STA) and timing optimization, generate and verifies timing constraints, performs SI/Noise...


  • San Diego, United States QuEST Global Full time

    Company Quest Global Apply fast, check the full description by scrolling below to find out the full requirements for this role. Job Area Hardware Engineering Job Description Summary General Summary: Senior Design Verification Engineer Join the Quest Global as a Senior Design Verification Engineer for the most cutting-edge work. Quest Global assists its...


  • San Diego, United States Radar Full time

    Job Description Job Description About Us Be part of an exciting, well-funded startup changing the world of retail and beyond. RADAR's mission is to revolutionize customer experience in retail through precise identification of inventory in the stores and distribution centers, completely transforming the in-store experience for employees and customers alike....


  • San Diego, United States Cadence Design Systems Full time

    Cadence is the leader in hardware emulation-acceleration technologies and products. Our emulation-acceleration system platform is the most advanced industry-leading configurable scalable system, generation after generation, used in labs and datacenters. Apply (by clicking the relevant button) after checking through all the related job information below. ...


  • San Jose, United States Cadence Design Systems Full time

    Principal Application Engineer responsible for providing pre-sales and post-sales technical support for the Digital Implementation and Signoff tools. Will work closely with customers on bringing up flows at advanced nodes, and solving challenges in meeting power, performance and area (PPA) in vertical markets such as datacenter, ML/AI, networking and...


  • San Jose, United States Cadence Design Systems Full time

    Principal Application Engineer responsible for providing pre-sales and post-sales technical support for the Digital Implementation and Signoff tools. Will work closely with customers on bringing up flows at advanced nodes, and solving challenges in meeting power, performance and area (PPA) in vertical markets such as datacenter, ML/AI, networking and...


  • San Jose, United States Intel Full time

    Do Something Wonderful! Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big i Design Engineer, Electrical Engineer, Computer Engineer, Computer Science, Design, Physical, Business...


  • San Francisco, United States Eliyan Full time

    Physical Design Engineer ON-SITE (SANTA CLARA) Join the leading chiplet startup! As an Eliyan Physical Design Engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow’s chiplet based systems with best-in-class power, area, manufacturability, and design flexibility. You will be defining, implementing, and...


  • San Diego, United States RADAR Full time

    Job DescriptionJob DescriptionAbout UsBe part of an exciting, well-funded startup changing the world of retail and beyond. RADAR's mission is to revolutionize customer experience in retail through precise identification of inventory in the stores and distribution centers, completely transforming the in-store experience for employees and customers alike....


  • San Diego, California, United States AECOM Full time

    Job Description AECOM is seeking a Senior Design Engineer for a project with a large utility client in California focused on undergrounding of overhead powerlines.    This role will be responsible to conduct quality reviews on engineering and design of individual powerline sections and leverage Bluebeam application to mark drawings and plans for...


  • San Diego, United States Senior Plc Full time

    Who is Senior plc? Senior plc is an international, market-leading, engineering solutions provider with 26 operating businesses in 12 countries. Senior designs manufacture and markets high-technology components and systems for the principal original equipment producers in the worldwide aerospace, defense, and land vehicle and power & energy markets. The Group...


  • San Jose, United States Diverse Lynx Full time

    Technical/Functional Skills: BS/MS in Electrical Engineering or Computer Science 6+ year minimum of hands-on experience in ASIC design and design constraints level synthesis, place and route, timing closure. Standard PnR and signoff tools and their capabilities Understanding of basic power Analysis and power integrity Analysis Excellent English verbal...


  • San Diego, United States EVONA Full time

    Senior Hardware Design Engineer San Diego, CA Our client are an exciting Space company focused on technology advancement for high-reliability space subsystems. They Develop high-performance communications, digital and electro-optic systems. Responsibilities: Derive and document circuit board requirements from system/top-level requirements. Create...