RTL Design Engineer

2 weeks ago


Santa Clara, United States ObjectWin Technology Full time
RTL Design Engineer - Specialized (US)
Location: San Jose, CA 95124 Onsite
12 Months Contract

Job Description:

Location: Onsite San Jose, CA

JOB DUTIES:
Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linting and simulation of design. Work with synthesis and backend teams for physical implementation.

EDUCATION: Bachelor's or Master's in Computer Engineering

KEY RESPONSIBILITIES:
• Perform RTL design of digital components in Verilog/systemverilog.
• Analyze/fix Lint and CDC errors of the components.
• Guarantee quality/timely deliverables meeting project's schedule.
• Help to improve/automate design process.

PREFERRED EXPERIENCE:
• Knowledge of RISK-V processor integration Express
Multi-clock domain designs.
• Design constraints for synthesis and static timing analysis.
• Knowledge of AXI/AMBA protocol
• Knowledge of front-end RTL design tools and methodologies.
• Knowledge of scripting languages like Perl, tcl or cshell
  • RTL Design Engineer

    3 weeks ago


    Santa Clara, United States Protingent Full time

    Position Title: RTL Design Engineer Position Description: Protingent Staffing has an exciting contract opportunity for RTL Design Engineer with our client located in San Jose, CA.Project Description: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write...

  • RTL Design Engineer

    1 week ago


    Santa Clara, United States LanceSoft Full time

    KEY RESPONSIBILITIES: Microarchitecture development of IP subsystems Perform RTL design of digital components. Work with functional verification team to meet coverage and quality standards. Analyze/fix Lint and CDC errors of the components. Guarantee quality/timely deliverables meeting project's schedule. Help to improve/automate design process. Support...

  • RTL Design Engineer

    6 days ago


    Santa Clara, United States LanceSoft, Inc. Full time

    KEY RESPONSIBILITIES: • Microarchitecture development of IP subsystems• Perform RTL design of digital components.• Work with functional verification team to meet coverage and quality standards.• Analyze/fix Lint and CDC errors of the components.• Guarantee quality/timely deliverables meeting project’s schedule.• Help to improve/automate design...

  • RTL Design Engineer

    2 weeks ago


    Santa Clara, United States LanceSoft, Inc. Full time

    KEY RESPONSIBILITIES: • Microarchitecture development of IP subsystems• Perform RTL design of digital components.• Work with functional verification team to meet coverage and quality standards.• Analyze/fix Lint and CDC errors of the components.• Guarantee quality/timely deliverables meeting project’s schedule.• Help to improve/automate design...

  • RTL Design Engineer

    2 weeks ago


    Santa Clara, United States LanceSoft, Inc. Full time

    KEY RESPONSIBILITIES: • Microarchitecture development of IP subsystems• Perform RTL design of digital components.• Work with functional verification team to meet coverage and quality standards.• Analyze/fix Lint and CDC errors of the components.• Guarantee quality/timely deliverables meeting project’s schedule.• Help to improve/automate design...


  • Santa Clara, United States Protingent Full time

    Description:• Microarchitecture development of IP subsystems• Perform RTL design of digital components.• Work with functional verification team to meet coverage and quality standards.• Analyze/fix Lint and CDC errors of the components.• Guarantee quality/timely deliverables meeting project’s schedule.• Help to improve/automate design...

  • RTL Design Engineer

    4 days ago


    Santa Clara, United States TekWissen ® Full time

    Job Title: RTL Design Engineer - Senior Work Location: Santa Clara, CA 95054 Duration: 12 Months Work Type: Contract Job Type: Onsite Pay Rate: $78.00-78.00/Hourly/W2Overview: TekWissen Group is a workforce management provider throughout the USA and many other countries in the world. This Client is an American multinational semiconductor company based in...

  • RTL Design Engineer

    4 days ago


    Santa Clara, United States TekWissen ® Full time

    Job Title: RTL Design Engineer - Senior Work Location: Santa Clara, CA 95054 Duration: 12 Months Work Type: Contract Job Type: Onsite Pay Rate: $78.00-78.00/Hourly/W2Overview: TekWissen Group is a workforce management provider throughout the USA and many other countries in the world. This Client is an American multinational semiconductor company based in...

  • RTL Design Engineer

    1 week ago


    Santa Clara, United States ObjectWin Technology Full time

    RTL Design Engineer - Specialized (US) 12 months contract (W2) Location: San Jose, CA 95124. Hybrid (at least 3 days a week onsite)Job Description:Location: San Jose, CA - Hybrid (at least 3 days a week)KEY RESPONSIBILITIES: •Microarchitecture development of IP subsystems •Perform RTL design of digital components. •Work with functional verification...

  • RTL Design Engineer

    4 weeks ago


    Santa Clara, United States ObjectWin Technology Full time

    RTL Design Engineer - Specialized (US) Location: San Jose, CA 95124 Onsite 12 Months ContractJob Description: Location: Onsite San Jose, CA JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified...

  • RTL Design Engineer

    3 days ago


    Santa Clara, United States Experis Full time

    Location: Onsite San Jose, CA JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linting and simulation of design. Work with synthesis and backend teams for physical...

  • RTL Design Engineer

    4 weeks ago


    Santa Clara, United States LanceSoft Full time

    Location: Onsite San Jose, CA JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linting and simulation of design. Work with synthesis and backend teams for physical...

  • RTL Design Engineer

    2 weeks ago


    Santa Clara, United States LanceSoft Full time

    Location: Onsite San Jose, CA JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linting and simulation of design. Work with synthesis and backend teams for physical...

  • RTL Design Engineer

    2 weeks ago


    Santa Clara, United States Experis Full time

    Location: Onsite San Jose, CA JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linting and simulation of design. Work with synthesis and backend teams for physical...

  • RTL Design Engineer

    2 weeks ago


    Santa Clara, United States Mindlance Full time

    KEY RESPONSIBILITIES: • Microarchitecture development of IP subsystems • Perform RTL design of digital components. • Work with functional verification team to meet coverage and quality standards. • Analyze/fix Lint and CDC errors of the components. • Guarantee quality/timely deliverables meeting project's schedule. • Help to improve/automate...

  • RTL Design Engineer

    2 weeks ago


    Santa Clara, CA, 95054, Santa Clara County, CA, United States Experis Full time

    Location: Onsite San Jose, CA JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linting and simulation of design. Work with synthesis and backend teams for physical...

  • RTL Design Engineer

    2 hours ago


    Santa Clara, United States Infobahn Inc Full time

    We have an immediate opportunity with one of our direct clients. Please find the job description below and if you are interested, please forward your resume and share below details: Best contact number: Work Authorization: Hourly Payrate expected (W2): Month & Day of birth (MM/DD): Present Location & Zip-code: LinkedIn: Title: RTL Design...

  • RTL Design Engineer

    2 days ago


    Santa Clara, United States Infobahn Full time

    We have an immediate opportunity with one of our direct clients. Please find the job description below and if you are interested, please forward your resume and share below details: Best contact number: Work Authorization: Hourly Payrate expected (W2): Month & Day of birth (MM/DD): Present Location & Zip-code: LinkedIn: Title: RTL...


  • Santa Clara, United States Intellectt Inc Full time

    Job Description & Skill Requirement:5- 10yrs Exp range engineers RequiredPort schematics from the previous projectRun pre-layout simulations and implement ECOs to meet design targetsPrepare and present Pre-Layout Design ReviewGuide layout engineer to implement the layoutRun post-layout simulations and implement ECOs to meet design targetsPrepare and present...

  • Analog Design Engineer

    11 hours ago


    Santa Clara, United States Intellectt Inc Full time

    Job Description & Skill Requirement:5- 10yrs Exp range engineers RequiredPort schematics from the previous projectRun pre-layout simulations and implement ECOs to meet design targetsPrepare and present Pre-Layout Design ReviewGuide layout engineer to implement the layoutRun post-layout simulations and implement ECOs to meet design targetsPrepare and present...