DDR Applications Engineer
4 weeks ago
As a DDR Applications Engineer you will be involved with customer interfacing on all phases of phy and controller design of high performance ddr interface from RFQ, RTL to delivery of our final GDSII. Your responsibilities include but are not limited to:
- Technical interface with customers and solving problems
- Considering optimal solutions and help internal/external teams
- Work closely with PD teams to implement PHY design into GDS.
- Bachelors/Masters degree plus 7+ years SoC design and/or applications engineering experience. The ideal candidate will have minimum 5 years of DDR PHY Design experience on high performance , low power SOC designs
- Technical knowledge with DDR Protocols, Specification, Design, Verification, and implementation.
- ASIC design experience with Simulation/Verification and RTL Synthesis is required.
- Experience with advanced technology processes (40nm/28nm/20nm) circuit design
- Relevant experience in implement or technical support mixed signal design is highly desired.
- Hardware debug and troubleshooting skills are highly desirable
- Knowledge of competitive EDA tool products and product knowledge in any of the areas of P&R, Physical Verification, Signal Integrity is highly desired.
- Knowledge about industry standards and practices in Phy Design, including RTL writing, verification tools of RTL.
- Experience in developing and implementing DDR PHY
- Solid Understanding of all aspects of PHY construction, Integration and Physical Design
- Working knowledge of Basic SoC Architecture and Power user of industry standard RTL Design & Synthesis tools, proficient in STA methodology and tools.
- Knowledge of circuit design, transistor operation is a plus.
- Solid Understanding of scripting languages such as Perl/Tcl desired.
- Good understanding of Design methodology to debug issues at phy level
- Lab experience with silicon bring-up and reference board characterizations and demos
- Detailed understanding of DDR interfaces as it applies to I/O connectivity and trends.
- Ability to assess the impact of standards coming from JEDEC and other standard organizations.
- Must have excellent organization skills, strong communication skills and ability to interact with customers. Excellent presentation, communication & documentation skills, demonstrate effective teamwork with engineering, sales and operations teams.
- Proven track record in meeting tight schedules and handling multiple projects concurrently.
-
San Jose, United States Cadence Design Systems Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Join our elite application engineering team for verification to work closely with the best AEs, PEs and R&D in EDA at a company listed in Fortune magazine and Great Place to Work as one of the 2023 World's Best Workplaces for the sixth time! As an...
-
Design Verification Engineer
2 weeks ago
San Jose, United States ACL Digital Full timeNeed DV Engineers EMPCS 3 Resources (Includes Ethernet and protocols following 64b/66b - JESD204C + Interlaken) : Interlaken - You may find them in Engineers who worked in Cisco/ PMC Siera/ Juniper/ Networking companies. We can also look for PCS (Physical Coding Scheme) experience or JESDEC experience PCIe 2 Resources (PCIe + Controller environment; may...
-
Signal Integrity Engineer
2 weeks ago
San Jose, United States Advanced Technology Search Full timeOur client is a leading maker of ASICs for wireless infrastructure, high speed data networking, and machine learning. They are currently seeking a Signal Integrity Engineer focused on DDR technology. The ideal candidate will be a BSEE with 8 years of industry experience (or MSEE with 6 years of industry experience). We are looking for someone who will do...
-
Silicon Validation Engineer
15 hours ago
San Jose, United States Aclat Inc Full timeInterfaces: PCIE, Ethernet, MIPI, DDR, USB, Embedded C, PythonAreas of ResponsibilityLead the Silicon bringup process for new chip from initial poweron to Functional Validation and performance OptimizationDevelop Comprehensive validation plans and methodologies to ensure the functionality,performance and reliablity of Silicon.Oversee functional Validation...
-
System Level Test Engineer
4 weeks ago
San Jose, United States ACL Digital Full timeJob Title: System Level Test EngineerRequirement:Very good experience to bring-up high speed peripherals on the board (Ethernet, PCIe, DDR, MIPI)Good experience on JTAG interfaceEngineer will get a functional dump and he has to use the tool set to convert the tests to ATE version.Experience in Pattern development, take the simulation environment and convert...
-
System Level Test Engineer
4 weeks ago
San Jose, United States ACL Digital Full timeJob Title: System Level Test EngineerRequirement:Very good experience to bring-up high speed peripherals on the board (Ethernet, PCIe, DDR, MIPI)Good experience on JTAG interfaceEngineer will get a functional dump and he has to use the tool set to convert the tests to ATE version.Experience in Pattern development, take the simulation environment and convert...
-
San Jose, United States Cadence Design Systems Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Join our elite application engineering team for verification to work closely with the best AEs, PEs and R&D in EDA at a company listed in Fortune magazine and Great Place to Work as one of the 2023 World's Best Workplaces™ for the sixth time! As an...
-
Hardware Engineer
15 hours ago
San Jose, United States Aclat Inc Full timeStrong Understanding of Digital and Analog Circutry, Architecture and Validation concepts.5+ Years of hands-on experience in silicon bringup.Experience with High speed IO protocols and standards such as PCIE,Ethernet,DDR,MIPI and USBProven Expertise in developing and executing validation plans,test cases and methodlogies in Silicon .Must have knowledge of...
-
Applications Engineer
6 days ago
San Jose, United States High-Tech Professionals Full timeApplications Engineer Job ID: 1870 Location: San Jose, CA Type: Permanent Status: Open Key Skills: applications, board, design, FAE, IC, Chip, Intel, Maxim, nVidia, IDT Description: Seeking applications engineer for northern California and the northwest to perform the following: - Identify key customers and hold technical meeting and seminars. - Develop...
-
Design Verification Engineer
20 hours ago
San Jose, United States OPENEDGES Technology, Inc. Full timeOPENEDGES develops AI Edge Computing semiconductor IPs, so that more people can enjoy AI technology closer. ???? Location: San Jose, CA, USA or Austin, TX, USA ???? Position: Design Verification Engineer OPENEDGES is the world's only total memory system and AI platform IP solution company that has delivered NPU, memory controllers, DDR PHY, and on-chip...
-
Design Verification Engineer
2 days ago
San Jose, United States OPENEDGES Technology, Inc. Full timeOPENEDGES develops AI Edge Computing semiconductor IPs, so that more people can enjoy AI technology closer.📍 Location: San Jose, CA, USA or Austin, TX, USA📍 Position: Design Verification EngineerOPENEDGES is the world's only total memory system and AI platform IP solution company that has delivered NPU, memory controllers, DDR PHY, and on-chip...
-
Design Verification Engineer
1 day ago
San Jose, United States OPENEDGES Technology, Inc. Full timeOPENEDGES develops AI Edge Computing semiconductor IPs, so that more people can enjoy AI technology closer.📍 Location: San Jose, CA, USA or Austin, TX, USA📍 Position: Design Verification EngineerOPENEDGES is the world's only total memory system and AI platform IP solution company that has delivered NPU, memory controllers, DDR PHY, and on-chip...
-
Senior ASIC Engineer
4 weeks ago
San Diego, California, United States The Ash Group Full timeSenior ASIC EngineerSenior ASIC Engineer role with strong experience on System Verilog, UVM, DDR PHY / LPDDR protocol, Power-aware simulations.Very much adaptive to demanding situations and fast decision-maker.At least 5+ years of experience in System Verilog HVL.At least 5+ years of experience in UVM.Experience with VIP development, primarily experienced in...
-
San Diego, United States Qualcomm Full timeQCT mixed-signal IP design team is looking for talented analog integrated circuit designers at various levels to help with designing high-performance and low-power mixed-signal IPs (SerDes, DDR, PLL, DAC, ADC, sensors, etc.) for Qualcomm’s products targeted for 5G, AI/ML, compute, and automotive applications. QCT mixed-signal design team consists of...
-
PMTS, Applications Engineer
6 days ago
San Jose, United States Integense Full timePMTS, Applications Engineer About Integense: Headquartered in Silicon Valley, Integense is disrupting the semiconductor supply chain with innovative ASIC solutions. As a fast-growing provider of integrated circuit solutions serving high-volume industrial markets, Integense delivers world-class performance, superior cost structures, and a robust supply-chain....
-
Robotics Application Engineer
4 weeks ago
San Jose, United States Vimaan Full timeRobotics Application Engineer Robotics Application Engineer Responsibilities Assemble, integrate, test and deploy new robotic automation systems. Conduct research to improve efficiency, scalability and reliability of robotic automation system operations. Understand end-user needs and create detailed requirements and specifications documents. Engineer highly...
-
ASIC Verification Engineer
7 days ago
San Jose, United States Cisco Full timeWho We Are The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. With ~2,100 employees across 16 countries, we design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco...
-
Field Application Engineer
4 weeks ago
San Jose, United States Infineon Technologies Full timeJob Title: Power Design Field Application EngineerDuration: permLocation: San Jose, CA and Seattle WASalary: 180K + 35% commissions + car allowance + expensesInterviews: 2 rounds, virtualRequired Skills and Experience:* Bachelor's in Electrical Engineering or equivalent experience* 5+ years of relevant experience in power electronics with emphasis on...
-
Field Application Engineer
4 weeks ago
San Jose, United States Infineon Technologies Full timeJob Title: Power Design Field Application EngineerDuration: permLocation: San Jose, CA and Seattle WASalary: 180K + 35% commissions + car allowance + expensesInterviews: 2 rounds, virtualRequired Skills and Experience:* Bachelor's in Electrical Engineering or equivalent experience* 5+ years of relevant experience in power electronics with emphasis on...
-
SoC Integration Engineer
3 days ago
San Jose, United States Hire IT People Full timeThe Work: The ideal candidate can help along the design flow to establish synthesis runs with the related timing constraints, perform Lint, CDC, DFT checks, support regression and release process and analyze STA timing results. Here’s what you need: A minimum of 3 years of experience with STA (Static Timing Analysis) and PrimeTime and related timing...