Design Verification Engineer

3 weeks ago

San Jose, United States ATR International Full time
Job Description:

The role is a technical, hands-on, in charge of the verification environment for new silicon projects and developments We are looking for an experienced professional with Passion & Drive to succeed.

Primary Responsibilities Include:

Responsible for all aspects of verification methodology employed and for ensuring the application of uniform standards and adoption of best practices.

Work and liaison with other Design Verification teams within our customer sites to identify holes in the design verification flow and implement corrective action.

Overall, responsible for verification of ASIC designs To include such things as:
o
Design Verification - Implement test benches in UVM and Sytem Verilog, run regressions at RTL and gate level, generate and report DV metrics with respect to bug tracking and code coverage, debug failures and provide feedback to the design team.
o
Responsible for oversight and completion of debugging problems and troubleshooting in Real Time This includes being responsible for Debugging Designs for High throughput, Low Latency of Pipeline and Dynamic Power Management at full system level.
o
Setup Verification Regression suites at RTL Level & Corresponding Netlist Level after Synthesis to test any/all Corner case conditions.

Work closely with company's design team to ensure the Company is meeting design requirements for projects This may include: review of specifications, understanding chip architecture, developing tests & coverage plans, and defining methodology & test benches.

Work closely with company's Custom SoC department to provide great customer service to our clients and the projects at hand Support, encourage and drive timely and accurate deliverables with customers within schedules

Requirement:

The ideal candidate will possess the following qualifications:

BS or MS in Computer Science or Electrical Engineering.

5-10+ years of industry experience bringing silicon ICs into high volume production.

Must have strong experience with UVM.

Must have a full chip verification experience

Experience of leading a single project.

Knowledge of industry standard interfaces Extensive Familiarity with Verilog, Simulation tools & demonstrated ability to debug Problems & Troubleshoot in Real Time.

Sound knowledge of ARMv8, interconnect, memory coherence and memory architectures

Familiarity with Formality & most popular Verification Tools (Key knowledge should include such topics as: IP validation, Gate level verification, FPGA Validation, Emulation, Silicon Validation, Reference Board bring up verification, Silicon Bring up, DFx, Low Power Verification)

Expertise in writing Perl / Python , awk, sed & Common Scripts to automate the Verification Tasks for CPU plus all Chip peripherals - USB, PCIe, MIPI, SDIO, PCI E & DDR Controllers.

Advanced knowledge of ASIC design and verification flow including RTL design, simulation, test bench development, regression, equivalence checking, timing analysis, scan insertion and test pattern generation

Experience with low-level programming of systems in C/C++.

Experienced in writing scripts in languages such as Perl, Python, and Tcl.

Functional understanding of constrained random verification process, functional coverage, and code coverage.

Low power verification UPF

Team player with excellent communication skills and the desire to take on diverse challenges.

Customer interaction

Other Qualifications:

Good knowledge of low power camera and imaging systems is a plus

Experience with formal verification tools is a plus.

CPU Security, Secure boot, Secure JTAG

Familiarity with ARM architecture

Familiarity with scripting/programming with Perl/Python, Tcl, C/C++

Max Salary $210K dependent upon experience

Benefits:
401(k)
401(k) matching
Dental insurance
Employee assistance program
Flexible spending account
Health insurance
Health savings account
Life insurance
Paid time off
Referral program
Vision insurance
#Pando

  • Design Verification Engineer

    3 weeks ago

    San Jose, United States Synapse Design Full time

    Synapse Design is looking forward to hire Design Verification Engineer expert. Experience:: +10 years Requirements: Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python. Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling. Experience in triaging regressions, debugging, and resolving...

  • Design Verification Engineer

    1 month ago

    San Jose, United States Synapse Design Inc. Full time

    Synapse Design is looking forward to hire Design Verification Engineer expert.Experience:: +10 yearsRequirements:Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python.Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling.Experience in triaging regressions, debugging, and resolving down...

  • Design Verification Engineer

    1 month ago

    San Jose, United States Synapse Design Inc. Full time

    Synapse Design is looking forward to hire Design Verification Engineer expert.Experience:: +10 yearsRequirements:Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python.Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling.Experience in triaging regressions, debugging, and resolving down...

  • Design Verification Engineer

    1 month ago

    San Jose, United States Synapse Design Inc. Full time

    Synapse Design is looking forward to hire Design Verification Engineer expert.Experience:: +10 yearsRequirements:Solid programming skills in C/C++, Verilog, System Verilog, UVM, assembly, Perl/Python.Proficient in debugging complex SOC or CPU core designs involving multithreading, scheduling.Experience in triaging regressions, debugging, and resolving down...

  • Design Verification Engineer

    1 month ago

    San Jose, United States The Ladders Full time

    Role Description This is a full-time, on-site role as a Design Verification Engineer SOC at Mirafra Technologies. As a Design Verification Engineer SOC, you will be responsible for tasks such as formal verification, RTL design, computer architecture, functional verification, and debugging. Your work will contribute to the development and validation of...

  • Design Verification Engineer

    2 weeks ago

    San Jose, United States Theery Full time

    Company Description: We are a cutting-edge technology company specializing in the development of advanced ASIC designs for various applications. Our team is composed of innovative individuals dedicated to pushing the boundaries of what's possible in the semiconductor industry. We are currently seeking a skilled Design Verification Engineer to join our...

  • Design Verification Engineer

    2 weeks ago

    San Jose, United States Theery Full time

    Company Description: We are a cutting-edge technology company specializing in the development of advanced ASIC designs for various applications. Our team is composed of innovative individuals dedicated to pushing the boundaries of what's possible in the semiconductor industry. We are currently seeking a skilled Design Verification Engineer to join our...

  • Design Verification Engineer

    2 weeks ago

    San Jose, United States Theery Full time

    Company Description: We are a cutting-edge technology company specializing in the development of advanced ASIC designs for various applications. Our team is composed of innovative individuals dedicated to pushing the boundaries of what's possible in the semiconductor industry. We are currently seeking a skilled Design Verification Engineer to join our...

  • Design Verification Engineer

    3 days ago

    San Jose, United States IC Resources Full time

    Join one of the world's foremost RISC-V companies as a Design Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. As a top company they offer competitive compensation, benefits, and full remote working options (they also have offices in San Jose & Portland if you'd like...

  • Design Verification Engineer

    4 days ago

    San Jose, California, United States IC Resources Full time

    Join one of the world's foremost RISC-V companies as a Design Verification Engineer, contributing to the development of cutting-edge CPU products for applications such as 5G, AI, and machine learning. As a top company they offer competitive compensation, benefits, and full remote working options (they also have offices in San Jose & Portland if you'd like to...

  • Design Verification Engineer

    1 week ago

    San Jose, United States Ursus Inc Full time

    JOB TITLE: Design Verification Engineer LOCATION: Austin, TX or San Jose, CA or San Diego, CA DURATION: 1 year PAY RANGE: $90 - $120/hr TOP SKILLS: • Current state-of-the-art testbench development such as UVM methodology • Experience in design verification with UVM and SystemVerilog is a MUST • 5-15 year's industry experience in a design verification...

  • Design Verification Engineer

    7 days ago

    San Jose, United States Zenex Partners Full time

    Description Design Verification Engineer 12 Months contract with possibility of extension San Jose, CA (Hybrid 3 - 4 days in office) As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...

  • Design Verification Engineer

    7 days ago

    San Jose, United States Zenex Partners Full time

    Description Design Verification Engineer 12 Months contract with possibility of extension San Jose, CA (Hybrid 3 - 4 days in office) As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...

  • Design Verification Engineer

    1 month ago

    San Jose, United States Acceler8 Talent Full time

    Design Verification Engineer – San Jose, CA Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions.You'll play a key role by ensuring their perception software sees the road correctly, collaborating...

  • Design Verification Engineer

    1 month ago

    San Jose, United States Acceler8 Talent Full time

    Design Verification Engineer – San Jose, CA Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions.You'll play a key role by ensuring their perception software sees the road correctly, collaborating...

  • Design Verification Engineer

    1 month ago

    San Jose, United States Acceler8 Talent Full time

    Design Verification Engineer – San Jose, CA Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions.You'll play a key role by ensuring their perception software sees the road correctly, collaborating...

  • Design Verification Engineer

    8 hours ago

    San Jose, United States Intelliswift Software Inc Full time

    Design Verification Engineer - Remote / San Jose, CA Duration 6 months + (can be extended longer) San Jose, CA / Remote Design Verification Engineer UVM System Verilog Test Bench Development SystemC (preferred) strong C/C++ by Jobble

  • Design Verification Engineer

    1 month ago

    San Jose, United States Intelliswift Software Full time

    Design Verification Engineer - Remote / San Jose, CADuration – 6 months + (can be extended longer)San Jose, CA / Remote Design Verification EngineerUVMSystem VerilogTest Bench DevelopmentSystemC (preferred) strong C/C++

  • Design Verification Engineer

    1 month ago

    San Jose, United States Intelliswift Software Full time

    Design Verification Engineer - Remote / San Jose, CADuration – 6 months + (can be extended longer)San Jose, CA / Remote Design Verification EngineerUVMSystem VerilogTest Bench DevelopmentSystemC (preferred) strong C/C++

  • Design Verification Engineer

    1 month ago

    San Jose, United States Intelliswift Software Full time

    Design Verification Engineer - Remote / San Jose, CADuration – 6 months + (can be extended longer)San Jose, CA / Remote Design Verification EngineerUVMSystem VerilogTest Bench DevelopmentSystemC (preferred) strong C/C++