Technical Lead Design Verification Engineer
3 weeks ago
Technical Lead Design Verification Engineer San Jose, CA Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that is both scalable and customizable. Inspired by trusted relationships with hyperscalers and the data center ecosystem, we are an innovation leader delivering products that are flexible and interoperable. Discover how we are transforming modern data-driven applications at www.asteralabs.com. We are looking for Senior Design Verification Engineers with a flair for being a code breaker and the ability to develop hybrid verification mechanisms for complex ASICs. Experience with SystemVerilog, C, C++, Python, or other scripting languages is a plus. Using your coding and problem-solving skills, you will contribute to the functional verification of the designs. You'll be responsible for the full verification lifecycle, from planning to writing tests, debugging, collecting, and closing coverage. You will also collaborate with software and system validation teams to develop and execute test plans on emulation platforms. Strong academic and technical background in electrical engineering. A minimum of a Bachelors in EE is required, and a Masters is preferred. ?5 years experience verifying and validating complex SoCs for Server, Storage, and Networking applications. Knowledge of industry-standard simulators, revision control systems, and regression systems. Professional attitude with the ability to prioritize multiple tasks and work independently with minimal guidance. Entrepreneurial, open-minded, and proactive attitude, with a focus on customer needs. Authorized to work in the US and available to start immediately. Required Experience Experience with the full verification lifecycle using SystemVerilog, UVM, C, C++. Proven ability to deploy hybrid verification techniques, including directed and constrained random testing. Experience with bug hunting and coverage analysis; formal methods experience is a plus. Ability to independently develop test plans and sequences, and collaborate with RTL designers to debug failures. Ability to define and implement coverage measures for stimuli and corner cases, ensuring comprehensive verification coverage. Preferred Experience Experience scripting with Perl or Python to automate verification infrastructure. Experience working with third-party Verification IPs for protocols like PCI-Express (Gen-3 and above), Ethernet, InfiniBand, DDR4/5, NVMe, USB, etc. Experience with directed testing methodologies, cache verification, and formal verification methods. The base salary range is USD 147,000.00 USD 195,000.00. Salary will be determined based on location, experience, and internal pay scales. We value diversity and inclusion and encourage applicants from all backgrounds, including people of color, LGBTQ+ and non-binary individuals, veterans, parents, and persons with disabilities, to apply. Apply for this job * indicates a required field First Name * Last Name * Preferred First Name Email * Phone Resume/CV Enter manually or upload file (pdf, doc, docx, txt, rtf) LinkedIn Profile Website Years of relevant full-time experience? Willing to relocate? If yes, to which location(s)? * I have reviewed and consented to the privacy policies. * #J-18808-Ljbffr
-
Technical Lead Design Verification Engineer
2 days ago
San Jose, California, United States Astera Labs Full timeAstera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions grounded in open standards. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL, Ethernet, PCIe, and...
-
San Jose, United States Cadence Design Systems Full timeSenior IC Design Verification Application Engineer page is loaded## Senior IC Design Verification Application Engineerlocations: SAN JOSEtime type: Full timeposted on: Posted Todayjob requisition id: R51976## **At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.**At Cadence, we hire and develop...
-
San Jose, CA, United States Cadence Design Systems Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. At Cadence, we hire and develop innovators and leaders who want to make an impact on the world of technology. We offer amazing opportunities to grow, no matter where you are in your career. The ideal candidate will be energetic, innovative and...
-
San Jose, CA, United States Cadence Design Systems Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. At Cadence, we hire and develop innovators and leaders who want to make an impact on the world of technology. We offer amazing opportunities to grow, no matter where you are in your career. The ideal candidate will be energetic, innovative and...
-
San Jose, CA, United States Cadence Design Systems Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. At Cadence, we hire and develop innovators and leaders who want to make an impact on the world of technology. We offer amazing opportunities to grow, no matter where you are in your career. The ideal candidate will be energetic, innovative and...
-
San Jose, CA, United States Cadence Design Systems Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. At Cadence, we hire and develop innovators and leaders who want to make an impact on the world of technology. We offer amazing opportunities to grow, no matter where you are in your career. The ideal candidate will be energetic, innovative and...
-
Lead Design Verification Engineer
2 days ago
San Jose, California, United States SQL Pager Full timeJob DescriptionFull time, direct hire role at client (semiconductor company)Lead verification efforts on PCIe IPs and SoC productsArchitect and build system and unit-level UVM verification environmentWork with architects to define verification strategy and execution plansReview metrics and deliver task with high qualityAnalyze Functional, Code, and Test Plan...
-
Lead Verification Engineer
2 weeks ago
San Jose, United States Rambus Full timeLead Verification Engineer (Rambus) Join to apply for the Lead Verification Engineer role at Rambus. Overview Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Lead MTS Verification Engineer to join our Security team in San Jose/San Francisco, US. Candidates will be joining some of the brightest inventors and engineers in the...
-
Design Verification Engineer
4 days ago
San Jose, California, United States Etched Full time $120,000 - $180,000 per yearAbout EtchedEtched is building the world's first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep & parallel chain-of-thought...
-
Design Verification Engineer
2 weeks ago
San Jose, United States Broadcom Full timeJob Description The ASIC Product Division in Broadcom, a leading supplier of state‑of‑the‑art SoC and embedded IP, is looking for qualified individuals to work in SoC and IP development programs. The candidate will be joining a high‑performance design team responsible for state‑of‑the‑art subsystem development to meet customer requirements. The...
