Lead Verification Engineer

2 weeks ago


San Jose, United States Rambus Full time

Lead Verification Engineer (Rambus) Join to apply for the Lead Verification Engineer role at Rambus. Overview Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Lead MTS Verification Engineer to join our Security team in San Jose/San Francisco, US. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer. As a Lead MTS Verification Engineer, the candidate will be reporting to Sr. Manager Verification Engineering and is a Full Time position. This engineer will participate in the verification of secure ASIC cores developed by Rambus Security Division (RSD), working with cross functional teams including ASIC design engineers and architects, other verification engineers and system test engineers, security experts, and cryptographers. Cryptography and hardware security experience is not required, but an ability to, and interest in, learning about these areas is important. Rambus offers a flexible work environment, embracing a hybrid approach for the majority of our office‑based roles. We encourage employees to spend an average of at least three days per week working onsite, allowing for two days of remote work. Responsibilities Partner closely with our architecture and design teams in specification and customer requirement reviews Design and implement verification test plans, testbenches, infrastructure, and platforms to produce thoroughly verified and robust products Implement best verification practices and improve on the existing methodologies and flows Tackle sophisticated problems and develop scalable solutions that work across platforms Assist with all hardware project phases – bring‑up, testing, debug, coverage analysis, and tracking Help with IP integration in partner environments and provide debug assistance to customer support teams Qualifications BS or MS degree in electrical or computer engineering or closely related degree strongly preferred; but substantial, relevant, outstanding work experience may substitute in some cases Six or more years of experience working as a verification engineer or related field Strong written and verbal communication skills: ability to explain complex concepts in front of technical audience Strong desire to take ownership of all verification aspects of a project Exposure to block‑level and/or system‑level verification High technical competence that includes a track record of effective verification of complex digital designs Solid understanding of standard ASIC verification techniques, including: Test planning Testbench creation Code and functional coverage Directed and SystemVerilog‑based constrained random stimulus generation Self‑checking – scoreboards, predictors, or reference models Assertions Solid understanding of verification methodologies (UVM or OVM) and standard testbench languages Comfortable with Unix development environments (make, scripting, SVN, etc.) Ability to support testbench lint/rule checking, profiling and automation using perl or python scripting Familiarity with advanced verification techniques such as object‑oriented testbenches and formal verification Beneficial Experience Experience developing object‑oriented testbench infrastructure in C/C++, OVM, or UVM Experience in creating FPGA bitfiles for FPGA emulation/acceleration purposes Familiarity with IP integration, IP core delivery, and handoff issues Data, software, and/or network security; cryptography Ability to work with technical writers in the production of technical documentation Personal Attributes Excellent written, verbal, and interpersonal communication skills Able to communicate ideas in both technical and user‑friendly language Able and willing to work in a team‑oriented, collaborative environment Able to coordinate with internal and external teams across time zones A demonstrated ability to prioritize and execute tasks so as to achieve goals in an innovative, fast‑paced, and often high‑pressure environment Proven analytical and creative problem‑solving abilities Passion for writing clean and neat code that adheres to coding standards About Rambus Rambus is a global company that makes industry‑leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high‑performance products and innovations that maximize the bandwidth, capacity and security for AI and other data‑intensive workloads. Our world‑class team is the foundation of our company, and our innovative spirit drives us to develop the cutting‑edge products and technologies essential for tomorrow’s systems. Compensation Rambus offers a competitive compensation package including base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time‑off program, and gym membership. The US salary range for this full‑time position is $125,800 to $233,600. Our salary ranges are determined by role, level and location. The successful candidate’s starting pay will be determined based on job‑related skills, experience, qualifications, work location and market conditions. Diversity, Equity, and Inclusion Rambus is committed to cultivating a culture where we actively seek to understand, respect, and celebrate the complex and rich identities of ourselves and others. Our Diversity, Equity, and Inclusion initiatives are geared towards valuing the differences in backgrounds, experiences, and thoughts at Rambus to help enhance collaboration, teamwork, engagement, and innovation. At Rambus, we believe that we can be our best when every member of our organization feels respected, included, and heard. Equal Employment Opportunity Rambus is proud to be an Equal Employment Opportunity and affirmative action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics. Accommodations Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability, please feel free to inform us in your application. Other Hiring Policies Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee‑based recruitment services. More Information For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/. #J-18808-Ljbffr



  • San Jose, United States InnoPhase IoT Full time

    Join to apply for the PHY Verification Engineer/Lead role at InnoPhase IoT3 weeks ago Be among the first 25 applicantsJoin to apply for the PHY Verification Engineer/Lead role at InnoPhase IoTAbout InnoPhase IoTIf you are keen to work with a bunch of brilliant people with various backgrounds, if you share the same value of working smart and celebrating...


  • San Jose, United States Rambus Full time

    A leading semiconductor company in San Jose is seeking a Lead Verification Engineer to join their Security team. The role involves collaborating with design engineers, developing verification test plans, and improving verification methodologies. Candidates should have a strong engineering background and experience in ASIC verification techniques. This...


  • San Jose, California, United States SQL Pager Full time

    Job DescriptionFull time, direct hire role at client (semiconductor company)Lead verification efforts on PCIe IPs and SoC productsArchitect and build system and unit-level UVM verification environmentWork with architects to define verification strategy and execution plansReview metrics and deliver task with high qualityAnalyze Functional, Code, and Test Plan...


  • San Jose, CA, United States InnoPhase IoT Full time

    About InnoPhase IoT If you are keen to work with a bunch of brilliant people with various backgrounds, if you share the same value of working smart and celebrating successes, if you have enthusiasm for big technology in a small company, if your goals are to learn and experience different aspects of work--not just singing the same song every day, you'll find...


  • San Jose, CA, United States InnoPhase IoT Full time

    About InnoPhase IoT If you are keen to work with a bunch of brilliant people with various backgrounds, if you share the same value of working smart and celebrating successes, if you have enthusiasm for big technology in a small company, if your goals are to learn and experience different aspects of work--not just singing the same song every day, you'll find...


  • San Jose, CA, United States InnoPhase IoT Full time

    About InnoPhase IoT If you are keen to work with a bunch of brilliant people with various backgrounds, if you share the same value of working smart and celebrating successes, if you have enthusiasm for big technology in a small company, if your goals are to learn and experience different aspects of work--not just singing the same song every day, you'll find...


  • San Jose, United States Astera Labs Full time

    Technical Lead Design Verification Engineer San Jose, CA Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and...

  • Verification Engineer

    2 weeks ago


    San Jose, United States Rambus Full time

    Join to apply for the Verification Engineer role at Rambus. Overview Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional MTS Verification Engineer to join our Memory Interface Chip team in San Jose. In this role, you will work with the brightest inventors and engineers to develop products that make data faster and safer. Rambus...


  • San Jose, United States Altera Full time

    Altera is responsible for High-Speed Protocol IP development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging.As Lead DV Engineer focusing on IP Verification & Validation, you will be responsible for carrying out design validation for Altera next...


  • San Jose, California, United States Astera Labs Full time

    Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions grounded in open standards. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL, Ethernet, PCIe, and...