Accelerator Verification Engineer
3 weeks ago
JOB TITLE: Accelerator Verification Engineer
LOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO
QUALIFICATIONS:
Join a cutting-edge hardware startup in Silicon Valley as a Silicon Verification Engineer. Our mission is to reimagine silicon and create Risc-V based computing platforms that will transform the industry. You will have the opportunity to work with some of the most talented and passionate engineers in the world to create designs that push the envelope on performance, energy efficiency and scalability. We offer a fun, creative and flexible work environment, with a shared vision to build products to change the world.
Responsibilities
- Own the top level verification for an AI/analytics accelerator.
- Collaborate with the design team to understand the design details and develop comprehensive verification strategies.
- Develop and execute test plans for complex features.
- Work with the software team to enable HW-SW co-simulation.
- Build emulation friendly test benches for faster and more effective testing.
- Develop test benches to test firmware and software stacks.
Skills
- MS/PhD with 5+ years of experience .
- Good understanding of Computer architecture concepts.
- CPU/GPU/Accelerator DV experience .
- Strong knowledge and hands on experience with verification methodologies.
- Expertise in System Verilog / C++ / Python .
- Ability to work in a fast paced environment and deliver results.
-
Accelerator Verification Engineer
3 weeks ago
Santa Clara, United States CareerBuilder Full timeJOB TITLE: Accelerator Verification Engineer LOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO QUALIFICATIONS: Join a cutting-edge hardware startup in Silicon Valley as a Silicon Verification Engineer. Our mission is to reimagine silicon and create Risc-V based computing platforms that will transform the industry. You will have the...
-
Accelerator Verification Engineer
1 month ago
Santa Clara, United States Ursus, Inc. Full timeJOB TITLE: Accelerator Verification EngineerLOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins COQUALIFICATIONS:Join a cutting-edge hardware startup in Silicon Valley as a Silicon Verification Engineer. Our mission is to reimagine silicon and create Risc-V based computing platforms that will transform the industry. You will have the...
-
Accelerator Verification Engineer
4 weeks ago
Santa Clara, United States Ursus, Inc. Full timeJOB TITLE: Accelerator Verification EngineerLOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins COQUALIFICATIONS:Join a cutting-edge hardware startup in Silicon Valley as a Silicon Verification Engineer. Our mission is to reimagine silicon and create Risc-V based computing platforms that will transform the industry. You will have the...
-
CPU Verification Engineer
5 days ago
Santa Clara, United States Ampere Full timeDesign Verification is an integral part of the chip design process that ensures our customers get the absolute highest quality products that meets their functional and performance requirements. The DV team at Ampere Computing comprises of stellar folks who have dedicated themselves to the art and fun of design verification. We are a tightly knitted,...
-
Silicon Logic Formal Verification
1 week ago
Santa Clara, United States Rivos Full timePositions are open for full-time and co-op/internship roles in the areas of formal verification of CPU, Fabric, and Accelerator design Responsibilities As a Formal Verification Engineer, you will be involved in the formal verification of the architecture and microarchitecture of a high-performance RISC-V core, a coherent fabric, and an accelerator design. ...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...
-
Design Verification Engineer
2 weeks ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...
-
Design Verification Engineer
4 days ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara. Make sure to apply quickly in order to maximise your chances of being considered for an interview Read the complete job description below. On going needs additional 10 engineers in team. Position detail: SOC verification Experience level : 5-20 years Architect block and full-chip...
-
Verification Engineer
3 weeks ago
Santa Clara, California, United States Cynet Systems Inc Full timeJob Role Verification EngineerJob Type Contract Job Location Santa Clara CA (or) Job DescriptionVerification Engineer for Memory Controller Significant UVM SystemVerilog experience in complex test-benches Experience working with DRAM controller PHYs memory models is preferred Significant experience with general verification flows and metrics Excellent debug...
-
Design Verification Engineer
14 hours ago
Santa Clara, United States Ampcus Full timeRole: Design Verification Engineer Work Location: Santa Clara, CA Background check: Mandatory Meet and great: Mandatory JOB DESCRIPTION: Responsibilities: • Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. • Develop test plans...
-
Verification Engineer
1 week ago
Santa Clara, United States ACL Digital Full timeJob Description : We need someone familiar with UVM to run and debug tests. If they are capable, we will also ask them to write some testbench modules and components. Perhaps the most important thing is that they are diligentand good at communicating what they find and where they are. Develop test plans and test benches for module level verification ...
-
ASIC Verification Engineer
4 weeks ago
Santa Clara, United States QData Full timeRequired Qualifications 4+ years’ experience required in verification. System Verilog /UVM experience (Mandatory). Good understanding of PCIe and Ethernet is needed. Engineer must have good understanding of complete verification life cycle (test plan test bench till coverage closure). Define SoC verification strategy. Good understanding of SoC life...
-
ASIC Verification Engineer
1 month ago
Santa Clara, California, United States QData Full timeRequired Qualifications 4+ years' experience required in verification. System Verilog /UVM experience (Mandatory). Good understanding of PCIe and Ethernet is needed. Engineer must have good understanding of complete verification life cycle (test plan test bench till coverage closure). Define SoC verification strategy. Good understanding of SoC life cycle....
-
FPGA Verification Engineer
3 weeks ago
Santa Clara, United States Arista Full timeArista Networks is a fast-growing company and an industry leader in the ethernet switch industry. Our switch systems have touched every corner of the market - from the data centers of the world’s largest cloud-computing companies, to your local university’s server room, and every application in between. We design virtually all of the hardware and...
-
Verification Engineer
1 month ago
Santa Clara CA, United States Cynet Systems Inc Full timeJob Role Verification EngineerJob Type Contract Job Location Santa Clara CA (or) Job DescriptionVerification Engineer for Memory Controller• Significant UVM SystemVerilog experience in complex test-benches• Experience working with DRAM controller PHYs memory models is preferred• Significant experience with general verification flows...
-
FPGA Verification Engineer
3 weeks ago
Santa Clara, United States Arista Networks Full timeJob DescriptionJob DescriptionCompany DescriptionArista Networks is a fast-growing company and an industry leader in the ethernet switch industry. Our switch systems have touched every corner of the market - from the data centers of the world’s largest cloud-computing companies, to your local university’s server room, and every application in between. We...
-
FPGA Verification Engineer
3 weeks ago
Santa Clara, United States Arista Networks, Inc. Full timeCompany Description Arista Networks is a fast-growing company and an industry leader in the ethernet switch industry. Our switch systems have touched every corner of the market - from the data centers of the world's largest cloud-computing companies, to your local university's server room, and every application in between. We design virtually all of the...
-
Senior UVM Verification Engineer
1 week ago
Santa Clara, CA, United States Celestial AI Full timeAbout Celestial AIAs the industry strives to meet the demands of the AI workloads, bottlenecks in data transfers between processors and memory have hindered progress. The Photonic Fabric based Memory Fabric provides an optically scalable solution to the ‘Memory Wall’ problem, enabling tens of Terabytes of memory capacity at full HBM bandwidths with low...
-
CPU Unit Verification Engineer
3 weeks ago
Santa Clara, United States Tenstorrent Inc Full timeCPU Unit Verification Engineer will focus on the Unit/Block level verification for high-performance CPUs. The person coming into this role will help execute the verification strategy and the DV plan. This role is hybrid,based out of Austin, TX or Santa Clara, CA. Responsibilities: Execute functional and performance verification at the unit testbench level...