Director, Design Verification Engineering
4 weeks ago
The RISC-V CPU Design Verification Engineering Leader will be responsible for the pre-silicon RTL verification of high performance CPU microarchitectures going into industry leading AI/ML architecture. A strong computer architecture background and a strong foundation in verification methodology will be used to close testing coverage with high confidence.
This role is hybrid, based out of Austin, TX or Santa Clara, CA
Responsibilities:
Provide strong leadership to expert engineers to develop and execute DV testplans for ISA and microarchitecture
Collaborate with multi-functional leaders for the RTL, Physical Design, and CPU Performance teams
Use SystemVerilog, UVM, C++ and scripting languages with industry-leading simulation tools and methodologies to verify complex CPU designs
Negotiate program objectives with Architecture, Design and Software teams, and lead your team through planning, execution and closure
Support individual development and goal definition, whilst aligning team vision for outstanding results
Experience & Qualifications:
BS/MS/PhD in Computer Engineering, Electronic Engineering or related field
Deep knowledge and understanding of Computer Architecture, Microprocessor DV methodology, DV processes, testbench design, and quality requirements
Prior DV ownership of complex IP at Unit, Sub-system, or Top-level as well as experience managing an engineering team
Ability to influence organizational objectives and align teams
Expert knowledge of hardware description languages (Verilog, VHDL) and methodologies
Excellent planning and communication skills, with strong ability to collaborate across sites and disciplines
Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.
Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.
Due to U.S. Export Control laws and regulations, Tenstorrent is required to ensure compliance with licensing regulations when transferring technology to nationals of certain countries that have been sanctioned by the U.S. government.
As this position will have direct and/or indirect access to information, systems, or technologies that are subject toU.S. Export Control laws and regulations, please note that citizenship/permanent residency informationand/or documentation will be required and considered as Tenstorrent moves through the employment process.
#J-18808-Ljbffr
-
Design Verification Engineer
4 days ago
Santa Clara, United States Ampcus Full timeRole: Design Verification Engineer Work Location: Santa Clara, CA Background check: Mandatory Meet and great: Mandatory JOB DESCRIPTION: Responsibilities: • Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. • Develop test plans...
-
Design Verification Engineer
16 hours ago
Santa Clara, United States Ampcus Incorporated Full timeRole: Design Verification Engineer Work Location: Santa Clara, CA Background check: Mandatory Meet and great: Mandatory JOB DESCRIPTION: Responsibilities: • Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. • Develop test...
-
Design Verification Engineer
3 weeks ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...
-
Design Verification Engineer
3 weeks ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...
-
Design Verification Engineer
3 weeks ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara.On going needs additional 10 engineers in team.Position detail: SOC verificationExperience level : 5-20 yearsArchitect block and full-chip verification environments using HVLs and constrained randomtechniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog,...
-
Design Verification Engineer
1 week ago
Santa Clara, United States Mirafra Technologies Full timeLooking to add DV Engineers in Irvine, San Diego and Santa Clara. Make sure to apply quickly in order to maximise your chances of being considered for an interview Read the complete job description below. On going needs additional 10 engineers in team. Position detail: SOC verification Experience level : 5-20 years Architect block and full-chip...
-
Senior Design Verification Engineer
2 weeks ago
Santa Clara, United States Astera Labs Full timeAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture that is both scalable and customizable. Inspired by trusted partnerships with...
-
Senior Design Verification Engineer
4 weeks ago
Santa Clara, United States Astera Labs Full timeAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of cloud and AI infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL and Ethernet semiconductor-based solutions based on a software-defined architecture that is both scalable and customizable. Inspired by trusted partnerships with...
-
Senior Design Verification Engineer
1 week ago
Santa Clara, United States QuEST Global Full timeSenior Design Verification Engineer Santa Clara CA Experience Level: 7-15 years. JOB DESCRIPTION 1 Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc. Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills. Good knowledge of EDA tools. Experience with signal...
-
Senior Design Verification Engineer
2 weeks ago
Santa Clara, United States Quest Global Full timeSenior Design Verification EngineerSanta Clara CAExperience Level: 7-15 years. JOB DESCRIPTION 1Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc.Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills.Good knowledge of EDA tools. Experience with signal...
-
Senior Design Verification Engineer
2 weeks ago
Santa Clara, United States Quest Global Full timeSenior Design Verification EngineerSanta Clara CAExperience Level: 7-15 years. JOB DESCRIPTION 1Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc.Strong HVL (UVM or SystemVerilog with OVM), C/C++, Perl, TCL programming skills.Good knowledge of EDA tools. Experience with signal...
-
Design Verification Engineer, Senior Staff
4 days ago
Santa Clara, United States Marvell Technology Full timeAbout Marvell Marvells semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new po Verification, Engineer, Staff, Senior, Design
-
Santa Clara, United States PDDN Inc Full timeRole: Design Verification EngineerLocation: Santa Clara, CAInterview: Phone/SkypeJob Type: Contract Background check: MandatoryMeet and great: Mandatory UVM/OVM/SystemVerilog/Python/C/C++Responsibilities: Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog...
-
Accelerator Verification Engineer
4 weeks ago
Santa Clara, United States CareerBuilder Full timeJOB TITLE: Accelerator Verification Engineer LOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO QUALIFICATIONS: Join a cutting-edge hardware startup in Silicon Valley as a Silicon Verification Engineer. Our mission is to reimagine silicon and create Risc-V based computing platforms that will transform the industry. You will have the...
-
Santa Clara, United States Silergy Full timeSilergy Corp, one of the fastest growing analog and mixed-signal semiconductor companies, was founded in Sunnyvale, California by a group of technology innovators and business leaders from Silicon Valley with an average 30 years’ experience. We design and produce innovative mixed-signal and analog ICs that utilize our industry-leading process technologies....
-
Santa Clara, United States Silergy Full timeSilergy Corp, one of the fastest growing analog and mixed-signal semiconductor companies, was founded in Sunnyvale, California by a group of technology innovators and business leaders from Silicon Valley with an average 30 years’ experience. We design and produce innovative mixed-signal and analog ICs that utilize our industry-leading process technologies....
-
Sr Systems Verification Engineer
2 weeks ago
Santa Clara, United States Kelly Science, Engineering, Technology & Telecom Full timeKelly Engineering Outsourcing & Consulting Group (KellyOCG), a managed solution provider and business unit of Kelly Services, is currently seeking a Sr Systems Verification Engineer for a long-term engagement at one of our Global Medical Device Robotics & Digital Solutions clients in Santa Clara, CA. A global leader in surgery with products and solutions...
-
Sr Systems Verification Engineer
2 weeks ago
Santa Clara, United States Kelly Science, Engineering, Technology & Telecom Full timeKelly Engineering Outsourcing & Consulting Group (KellyOCG), a managed solution provider and business unit of Kelly Services, is currently seeking a Sr Systems Verification Engineer for a long-term engagement at one of our Global Medical Device Robotics & Digital Solutions clients in Santa Clara, CA. A global leader in surgery with products and solutions...
-
Verification Engineer
4 weeks ago
Santa Clara, California, United States Cynet Systems Inc Full timeJob Role Verification EngineerJob Type Contract Job Location Santa Clara CA (or) Job DescriptionVerification Engineer for Memory Controller Significant UVM SystemVerilog experience in complex test-benches Experience working with DRAM controller PHYs memory models is preferred Significant experience with general verification flows and metrics Excellent debug...
-
Santa Clara, United States Qualcomm Full timeQualcomm's Power Management Systems team leads the industry in the system architecture and verification of high-performance Power Management Integrated Circuits (PMICs) and Power Management Units (PMUs) embedded in our chipsets for smartphones/tablets, notebooks, automotive infotainment and ADAS system, a variety of cutting-edge consumer electronics...