STA Engineer
2 weeks ago
Overview:
WHAT YOU DO AT AMD CHANGES EVERYTHING
We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the worlds most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.
AMD together we advance_
Responsibilities:THE ROLE:
The STA/Constraints Engineer is responsible for developing FullChip constraints and timing closure. They will work closely with Fellows, Principal Engineers, Architects, collaborate with cross functional worldwide teams across Physical Design, Timing Analysis, Synthesis, Physical Verification, Power signoff, and mentor/coach/guide Design Engineers.
KEY RESPONSIBILITIES:?
- Own end-to-end delivery of designs (SOC and Sub-system integration) from timing constraints and timing signoff perspective.
- Work closely with the SOC Architecture team for SOC clocks & STA for statistical timing target goals.
- Understanding clock design requirements and making sure they are correctly set up in SDC.
- Understand timing margins (LVF/SSTA/Variations etc.) on the latest tech nodes and work with timing methodology teams for future and current projects.
- Understand design requirements, timelines and various milestones of a project and deliver FCT closure accordingly.
- Lead the timing ECO phase and plan for on-time project tape out.
- Collaborate with CAD and EDA vendors to further strengthen AMD timing closure and constraints methodology.
- Responsible for cdc/lint, timing closure, lower power implementation and netlist quality check with RTL designer and PD team.
- Work on SDC development, STA (Static Timing) analysis, shift left of timing closure, CDC (Clock Domain Crossing).
PREFERRED EXPERIENCE:?
- Experienced PD professional with industry experience in STA, constraints, timing signoff and physical design
- Expert user of industry-standard PD tools like SNPS PT/GCA (must) and ICC2/FC (desired).
- Good experience and understanding of DFT timing concepts, MBIST, Top level clock -implementation, Place and Route flows -floorplanning and placement, CTS and Route.
- Good experience with Perl/TCL/Shell/Python scripting, and Verilog RTL design.
- Excellent presentation and inter-communication skills.
- Experience with Verilog RTL design/implementation and has experience of large digital ASIC project.
- Experience with physical design is a plus.
- Has Synthesis or physical implement experience.
- Experience with lower power design methodology.
- Good English skills on talking, presentation and writing documents.
- Good communication and strong sense of responsibility, task scheduling, and time management.
ACADEMIC CREDENTIALS:?
- Bachelor/Masters degree in Micro Electronics/ Integrated Circuit Science, or related field preferred.
LOCATION:
Santa Clara, California
#LI-PA1
Qualifications:At AMD, your base pay is one part of your total rewards package. Your base pay will depend on where your skills, qualifications, experience, and location fit into the hiring range for the position. You may be eligible for incentives based upon your role such as either an annual bonus or sales incentive. Many AMD employees have the opportunity to own shares of AMD stock, as well as a discount when purchasing AMD stock if voluntarily participating in AMDs Employee Stock Purchase Plan. Youll also be eligible for competitive benefits described in more detail here.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants needs under the respective laws throughout all stages of the recruitment and selection process.
-
Principal Physical Design Engineer
2 weeks ago
Santa Clara, United States Astera Labs Full timeAstera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe®, CXL®, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture...
-
ASIC Implementation Engineer
1 month ago
santa clara, United States L&T Technology Services Full timeResponsibilities:Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power. Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them.Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic...
-
ASIC Implementation Engineer
3 months ago
Santa Clara, United States L&T Technology Services Full timeResponsibilities:Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power. Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them.Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic...
-
ASIC Implementation Engineer
2 months ago
santa clara, United States L&T Technology Services Full timeResponsibilities:Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power. Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them.Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic...
-
Physical Design Engineer
3 weeks ago
Santa Clara, United States Ampcus Inc Full timeAmpcus Inc. is a certified global provider of a broad range of Technology and Business consulting services. We are in search of a highly motivated candidate to join our talented Team. Job Title: Physical Design Engineer Location(s): Santa Clara, CA Job Responsibility: Chip level floor planning, partitioning, timing budget generation, power planning,...
-
Physical Design Engineer
3 weeks ago
Santa Clara, United States Ampcus, Inc Full timeAmpcus Inc. is a certified global provider of a broad range of Technology and Business consulting services. We are in search of a highly motivated candidate to join our talented Team.Job Title: Physical Design EngineerLocation(s): Santa Clara, CAJob Responsibility:Chip level floor planning, partitioning, timing budget generation, power planning, top-level...
-
Lead Analyst-CAE
4 weeks ago
Santa Clara, United States Procyon TS Full timeProcurewise ID: TechM130045 Physical Design Engineer (8-15 Years Experience) Work Location - Santa Clara CA USA Max Salary Pay is 130 k - 150K -Only Full Time Number of positions - 3 Customer: TechMahindra Job Description: As a Physical Design Engineer, you will play a crucial role in the RTL to GDS flow, including Synthesis and Place & Route (PNR). You...
-
ASIC/RTL Design Engineer
6 days ago
Santa Clara, United States CV Library Full timeLocation: San Jose, CA100% onsite (4 days a week in office, Friday optional)Spotlight call notes:RTL coding experienceFront end RTL designOne of the positions requires good knowledge of PythonThere may be some flexibility on the max bill rateTop 3 skills: Good understanding of SystemVerilog, analyzing existing designs and making modifications, able to...
-
ASIC Implementation Engineer
3 weeks ago
Santa Clara, CA, United States L&T Technology Services Full timeResponsibilities:Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power. Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them.Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic...
-
CPU Physical Design Engineer
2 weeks ago
Santa Clara, United States Apple Full timeCPU Physical Design Engineer Santa Clara, California, United States Hardware Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring,...
-
Physical Design Engineer
3 weeks ago
Santa Clara, United States Society of Exploration Geophysicists Full timeJob Title: Senior ASIC Physical Design EngineerJob Location: Santa Clara, CA (Hybrid)Key ResponsibilitiesChip level floor planning, partitioning, timing budget generation, power planning, top-level PnR, CTS, block integration and ECO generation.Expertise in timing closure (STA) of high frequency blocks.Handling blocks of high instance counts and complex...
-
CPU Physical Design Engineer
3 weeks ago
Santa Clara, United States Apple Inc. Full timeImagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have...
-
Physical Design Engineer
5 days ago
Santa Clara, United States CV Library Full timeAmpcus Inc. is a certified global provider of a broad range of Technology and Business consulting services. We are in search of a highly motivated candidate to join our talented Team.Job Title: Physical Design EngineerLocation(s): Santa Clara, CAJob Responsibilities:Chip level floor planning, partitioning, timing budget, power planning, top-level PnR, CTS,...
-
CPU Physical Design Engineer
3 days ago
Santa Clara, United States Apple Inc. Full timeImagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have...
-
CPU Physical Design Engineer
2 weeks ago
Santa Clara, United States Apple Inc. Full timeImagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have...
-
Principal Engineer, Digital IC
6 months ago
Santa Clarita, United States Sonova Full timeOverview The Principal Professional Hardware Design Engineering designs and modifies electronical parts or other hardware systems and applications for hearing systems and hearing platforms. What you’ll do: Participate in mixed-signal ASIC development activities with cross-functional teams including chip architecture, specification, design,...
