ASIC Implementation Engineer

1 month ago


santa clara, United States L&T Technology Services Full time

Responsibilities:


  • Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power. Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them.
  • Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic Equivalency failures.
  • Perform RTL Lint and work with the Designers to create waivers.
  • Perform Flat and Hierarchical Clock Domain Crossing and work with the designers to analyze the complex clock domain crossings and sign off the CDC.
  • Develop Timing Constraints for RTL-Synthesis and PrimeTime-STA for the blocks and the top-level including SOC. Analyze the inter-block timing and come up with IO budgets for the various partition blocks.
  • Develop Power Intent Specification in UPF for the multi-Vdd designs.
  • Developing Automation scripts and Methodology for all FE-tools including (Lint, CDC, RDC, Synthesis, STA, Power).


Minimum Qualifications:


  • 8+ years of experience
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
  • Experience with RTL Synthesis and design optimization for Power, Performance, Area.
  • Knowledge of front-end and back-end ASIC tools.
  • Experience with RTL design using System Verilog or other HDL.
  • Experience managing multiple design releases and working with cross functional teams to support and debug timing, area, power issues.
  • Experience with EDA tools and scripting languages (Python, TCL) used to build tools and flows for complex environments.
  • Experience with communicating across functional internal teams and vendors.


Preferred Qualifications:


  • Knowledge of Clock Domain Crossing, Reset Domain Crossing, LEC.
  • 5+ years of experience in Design Integration and Front-End Implementation.
  • Synthesis Background, Timing Constraints Development, Floor planning and STA.
  • Experience Knowledge of RTL coding using Verilog/System Verilog.
  • Knowledge of Timing/physical libraries, SRAM Memories.
  • Experience with Power, Performance, Area Analysis and techniques for reducing power.
  • Experience with Design Compiler, Spyglass, Primetime, Formality or equivalent tools.
  • Scripting and programming experience using Perl/Python, TCL, and Make.


  • santa clara, United States L&T Technology Services Full time

    Responsibilities:Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power. Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them.Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic...


  • Santa Clara, United States L&T Technology Services Full time

    Responsibilities:Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power. Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them.Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic...


  • Santa Clara, California, United States Qualcomm Full time

    Job SummaryQualcomm is seeking a highly skilled Senior ASIC Digital Design Engineer to join our team. As a key member of our Engineering Group, you will be responsible for defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP (block/SoC) development for high-performance, high-quality, low-power products.Key...


  • Santa Clara, United States NVIDIA Corporation Full time

    Senior ASIC Floorplan Design EngineerWe are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC's and GPU's. This position offers you a unique opportunity to craft and to influence the design and development of the next generation GPU and SoC, allowing...


  • Santa Clara, United States Palo Alto Networks Full time

    This role is a contract assignment at Palo Alto Networks. Contractors will not be employed by Palo Alto Networks but through our trusted staffing partners. Palo Alto Networks is looking for a ASIC Physical Design Engineer - Contractor to work with the ASIC team and is a great opportunity for a talented individual who has the desire to associate with a...


  • Santa Clara, United States NVIDIA Full time

    NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by...


  • Santa Clara, United States NVIDIA Full time

    We are now looking for a Senior ASIC Design Engineer. NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial...


  • Santa Clara, United States NVIDIA Full time

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial...


  • Santa Clara, CA, United States L&T Technology Services Full time

    Responsibilities:Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power. Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve them.Run Formal Verification checks between RTL and Gate level netlist and debug the aborts, inconclusive and Logic...


  • Santa Clara, United States CV Library Full time

    Location: San Jose, CA100% onsite (4 days a week in office, Friday optional)Spotlight call notes:RTL coding experienceFront end RTL designOne of the positions requires good knowledge of PythonThere may be some flexibility on the max bill rateTop 3 skills: Good understanding of SystemVerilog, analyzing existing designs and making modifications, able to...

  • ASIC Design Engineer

    3 weeks ago


    Santa Clara, United States Palo Alto Networks Full time

    This role is a contract assignment at Palo Alto Networks. Contractors will not be employed by Palo Alto Networks but through our trusted staffing partners. Palo Alto Networks is looking for a ASIC Design Engineer - RTL Quality Checks - Contractor to work with the ASIC team and is a great opportunity for a talented individual who has the desire to associate...


  • Santa Clara, United States MRL Consulting Full time

    ASIC Design Verification Engineer Location: San Jose, California Role Overview: We are seeking a skilled ASIC Design Verification Engineer to provide design verification services for our System on Chip (SoC) projects. Key Responsibilities: Develop test benches using System Verilog UVM. Create test plans and test cases, including functional coverage,...


  • Santa Clara, California, United States Astera Labs Full time

    Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure.Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that is...


  • Santa Clara, United States NVIDIA Full time

    We are looking for a Senior Verification Engineer to join our Display Team! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of...


  • Santa Clara, California, United States Apple Full time

    DescriptionAs a key member of the System-on-Chip (SoC) Design team at Apple, you will play a critical role in the development of next-generation SOC architectures. You will be responsible for designing and implementing high-speed digital ASICs, with a focus on fabric interconnects.Key Responsibilities:Analyze architectural requirements of next-generation...


  • Santa Clara, United States NVIDIA Corporation Full time

    Senior ASIC Floorplan Design EngineerWe are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC‘s and GPU‘s. This position offers you a unique opportunity to craft and to influence the design and development of the next generation GPU and SoC,...


  • Santa Clara, United States NVIDIA Corporation Full time

    Senior ASIC Floorplan Design EngineerWe are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world’s leading SoC‘s and GPU‘s. This position offers you a unique opportunity to craft and to influence the design and development of the next generation GPU and SoC,...


  • Santa Clara, California, United States NVIDIA Full time

    We are seeking a talented ASIC Design Efficiency Engineer to join our team at NVIDIA. This position offers the opportunity to design hardware accelerators and processors for our next-generation mobile, embedded, and datacenter platforms.About the Role:Develop innovative HW, GPU, and system designs to extend state-of-the-art performance and...


  • Santa Clara, United States NVIDIA Full time

    We are now looking for a Senior Power Architecture and Optimization Engineer! NVIDIA prides ourselves in having energy efficient products. We believe that continuing to maintain our products' energy efficiency compared to competition is key to our continued success.Our team is responsible for analyzing fullchip and unit-level power data, and driving ASIC...


  • US, CA, Santa Clara NVIDIA Full time

    We are looking for a Senior Verification Engineer to join our Display Team! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of...